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ABSTRACT
Various emerging technologies have shown great potential of supplementing
silicon transistors as Moore’s law slows down. One such disruptive technology, Carbon
Nanotube Field Effect Transistors (CNFET), among others, promises increased speed and
integration with reduced power consumption. However, due to a limited controllability
over the Carbon Nano-tube(CNT) growth process, CNFETs show large variations in their
performance and behavior. It is therefore difficult to predict and model their behavior while
design suggestions are also challenging. CNT variations are important for a realistic delay
modelling. Due to the presence of CNT-specific variations, conventional CMOS evaluation
techniques cannot be used for CNFETs.
This work focuses on predicting delay, power and functional yield of CNFET-based
circuits under CNT variations, as accurately as possible using a statistical approach. Along
with extensively studied CNT variations, we model CNT length variation for the first-time.
Tube length variation is especially important if the same tube is used in a number of aligned
transistors – called tube correlation. One of the well-known approaches to deal with
variations is redundancy.
Redundancy, however, comes at the cost of increased power and area. To limit
redundancy, we propose adding redundant tubes only to transistors on critical paths. The
challenge with this approach is that with variations, critical paths may vary under CNT
variations. Therefore, to consider all potential critical paths under assumed variations and
add redundancy to all of them, we developed an efficient algorithm for fast identification
of all paths that can become critical in the presence of variations.
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This algorithm adds an optimized number of redundant tubes to critical-paths
transistors only to minimize power increase at no additional area overhead and is much
faster than time intensive Monte Carlo simulations. Our results on a set of ISCAS 85
benchmarks, show that, with our approach, we can achieve delay almost identical with
delay without tube variations, >99.99% functional yield and less than 2% increase in circuit
power.
Even with improved next-generation logic devices like CNFETs, system level
performance will remain severely constrained by the growing interconnect performance
bottleneck. To overcome this bottleneck, revolutionary digital system architectures with
highly fine-grained integration of disparate technologies is required. Three dimensional
(3D) integrated circuits (IC) are proposed as one way to address this problem among many
other advancements in wafer level packaging techniques. While 3DIC technology has a lot
to offer, lack of effective heat removal techniques continue to be a critical challenge for
3D IC circuit design. This is because up to millions of components produce a great quantity
of heat in such a compact space of an integrated circuit, the temperature may sharply
increase to significantly deteriorate the performance. In addition, early physical design
stages like floor planning, being probabilistic, need thousands of runs to reach a desired
stage of optimization. Including thermal analysis in the third dimension only further
prolongs the solution evaluation in early design. We thus focus on developing fast methods
for thermal goodness evaluation of 3DICs in early stages of physical design.
We propose a power based metric to quickly evaluate the relative thermal
goodness of two given floorplans. The proposed algorithm is 29X faster on a grid size of
64x64x4 for GSRC benchmarks compared to a more accurate simulation based tool like
Hotspot [1].
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Moreover, each device layer in the 3D IC is at a different temperature and varying wire
distribution. Ignoring the impact of temperature and interconnect density on 3D
interconnect performance may lead to generating severely sub-optimal solution selection.
Experimental results on GSRC benchmarks show 40% underestimation in
interconnect delay on average and 3.6X-4.5X variation in buffer count using room
temperature parameters. An average difference of 19% in total delay in GSRC benchmarks
using the proposed true thermal-aware and wire-density-aware interconnect performance
evaluation when compared to only thermal-aware delay, emphasizes the need for a more
realistic evaluation the 3D interconnect performance to avoid sub-optimal solution
generation. Therefore, we incorporate thermal-delay aware floorplanning while also
considering the effective wire density distribution to enable a more realistic evaluation of
the interconnect performance to appropriately guide the 3D floorplan optimization.
This work is thus a step towards generating both thermally optimal 3D solutions
and variation-tolerant reliable CNFET circuits.
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Introduction

1.1 Need for Planar CMOS Alternatives
The performance and cost benefit of technology scaling is diminishing with the
“Moore’s” law slowing down. Planar CMOS transistor scaling is approaching practical
limits. The increasing complexity and interconnect density are driving the development of
more advanced VLSI packaging and interconnection approaches. These include three
dimensional integrated circuits(3D-IC) with through silicon vias (TSVs) and emerging
nano-scale devices fabricated with Carbon- nanotubes(CNTs). 3D ICs can potentially
overcome the difficulty of integrating components with different functionality and
processes as shown in Figure 1. Researchers have also started exploring new devices and
channel materials in the sub-10nm technology nodes that have the potential to become the
successor of Si-CMOS.
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Fig. 1: Evolution of advanced packaging/integration styles

According to ITRS [2] some of the emerging logic devices which have the potential to
replace Si in the post Si era are: (a)Nanowire FETs(NWFETs)[3] (b) III-V compound
semiconductor FETs [4] (c)Graphene FETs [5] and (d) Carbon Nanotube FETs(CNFETs)
shown in Figure. 2. This thesis focuses on challenges faced in commercial realization of
CNFET based circuits.

Fig. 2: Innovations in CMOS technology scaling until 22nm showcase the need for beyond
CMOS Nano-scale devices
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1.1.1 Emerging Logic Devices: CNFET Technology
The CNFET has the potential to become the channel material of future nanoscale
transistors because of the excellent electronic properties of carbon nanotubes, such as near
ballistic transport [6], high carrier mobility (103~104cm2/Vs), in semiconducting CNTs
[7], and easy integration of high-k dielectric material [8] resulting in better gate
electrostatics. CNFET uses a single-walled carbon nanotube (SWCNT) as channel
material. The control electrode (gate) is placed above the conduction channel and separated
from it by a thin layer of dielectric (gate oxide). The side view and top view of CNFET
with an array of 4 CNTs is shown in Figure 3.

Fig. 3: CNFET side view and top view with an array of 3 s-CNTs and one m- CNT

CNFETs allow the ballistic transport of carriers in the channel without any scattering. As
a result, performance of these devices is superior to 2-D and 3-D devices. The absence of
dangling bonds at the CNT surface allows an easy integration of High-K dielectric resulting
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in better gate electrostatics, which in turn results in lower subthreshold slopes and lower
OFF current in CNT based devices.

1.1.2 Vertical Integration: 3D ICs with TSVs

Three dimensional integrated circuits (3D-ICs) have emerged as a promising
solution for gaining performance in a smaller form factor and low power. The throughsilicon via (TSV)-based 3DIC technology has emerged as the most promising among the
various 3D integration styles, and is the focus of this work. As mentioned in the previous
section, the benefits of TSV based 3D ICs include smaller footprint, reduced global
interconnects and heterogeneous integration as shown in Figure.4

(a)

(b)

Fig. 4 (a) Homogeneous 3DIC with through silicon vias(TSVs) (b) Heterogeneous 3DIC
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With aggressive CMOS scaling, while the performance of gates has improved,
interconnects have become a major performance bottleneck because global interconnects
do not scale accordingly with technologies. In 3D ICs, TSVs enable vertical
interconnections between multiple stacked dies, replacing long global interconnects with
shorter vertical interconnects as shown in Figure.4. Shortened global wires result in
reduced wire delay, therefore improving the chip performance and power. Depending on
the fabrication stage of TSVs with respect to devices and metallization, TSVs can be (1)
Via-first (before FEOL and BEOL) (2) Via-middle (after FEOL and before BEOL) or (3)
Via –last (after FEOL and BEOL). Please note, FEOL refers to the device fabrication stage
and BEOL is the metallization. Throughout this work, we assume via-middle TSVs with a
Face to Back chip stacking.

1.2 Technology Challenges

The above discussed emerging technologies are still under research and come with
their own challenges. The specific challenges addressed in this thesis to close the gap are
discussed in this section.
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1.2.1 CNT-specific Fabrication Imperfections
Despite the noteworthy potential of the technology, CNTs come with their unique
limitations that pose a foremost obstacle in realization of the CNFETs. We analyzed the
major sources of CNT specific variations and plotted them in Figure 5:
(1) CNT Diameter Variation
(2) m-CNT induced CNT count variations
(3) CNT Length variation

Fig. 5 Contribution of individual CNT specific variations to ON current variation in CNFETs.

A minimum-sized CNFET using the Stanford CNFET model [9] at 32nm
technology is used to simulate the

s(ION) /µ(ION) variation. CNT diameter variation [10];

µ= 1.5nm and 3s=0.5nm. Presence of m-CNT: Pm% ≤10% with no CNTs removed
[11][12]. CNT length variation is based on CNT diameter variation [13] and the variation
parameters are given below.
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Currently, there are no CNT growth techniques that can guarantee 100%
semiconducting tubes. Single wall-CNTS are hollow cylinders with diameters in the range
of 1nm to 2nm [13]. Depending on the chirality, a single-walled CNT can be either
metallic(m-CNT) or semiconducting(s-CNT). In case of metallic tubes, the gate terminal
has no control over the channel due to an ohmic- short between source and drain. Therefore,
the presence of metallic tubes drastically affects the CNT-based circuits in complementary
CNFET circuits. Current CNT growing techniques with a preferential growth,
unfortunately entail 5% metallic CNTs with methane CVD and up to 20% metallic CNTs
with plasma enhanced CVD. There are techniques that allow for removal of metallic tubes,
and therefore removal of ohmic-contacts, from already fabricated gates. Techniques such
as current-induced electrical burning, selective chemical etching or VLSI-compatible
Metallic Carbon nanotube removal (VMR) [14] can be used to remove these metallic tubes
from devices. The selective chemical etching and VLSI-compatible metallic carbon
nanotube removal techniques are the most suitable. Since the presence of metallic tubes in
gates is random, the removal of them causes variation in the number of tubes present in
transistors, variation in reduced drive current and increased delay. We assume a Pm%,
presence of metallic tubes initially present and later removed in the range of 5-10%.
Considering the latest advancements in m-CNT removal [14], we assume that no
semiconducting tubes are removed during the metallic removal process.
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Fabrication of CNFET-based circuits still faces major challenges in which the CNT
diameter variation is another unique problem. In CNT growth, not all CNTs can be grown
with the same diameter. Typical CNT diameters range between 1nm-2nm. CNFET
diameter holds an inverse proportionality relation with the threshold voltage (Vth) and the
ON current, ION through a CNFET, depends directly on the threshold voltage. Variation in
diameter and the number of semi-conducting tubes left under the gate when metallic tubes
are removed, results in delay variation in CNFET-based gates which is addressed in this
thesis. A Gaussian distribution with µ =1.5nm and 3s=0.5nm is assumed to model the CNT
diameter variation as shown in Fig. 6. From the generated CNT population, a given
percentage of metallic tubes are randomly chosen and removed. This models the m-CNT
induced CNT count variations.

Fig. 6 Gaussian distribution for CNT diameter variation with µ =1.5nm and 3s=0.5nm

8

Introduction

Chapter 1

The third major source of variation is CNT length. The length of CNTs is often
assumed constant and CNFETs aligned within the given CNT length are considered 100%
correlated. However, in reality, equally long CNTs cannot be grown due to early catalyst
precipitation and varying CNT diameter. This results in variable CNT length and few
CNFETs being partially correlated in the direction of CNT growth. Therefore, for the first
time, we consider variation in CNT length, in contrast to an optimistic assumption of 100%
correlated CNFETs with a constant CNT length. This is especially important when
CNFETs are correlated. The impact of CNT length variation on ON-current (ION) in
CNFETs dominates the other two variations as shown in Fig. 5. CNT variations degrade
the CNFET-based circuit performance and result in low functional yields.

Fig. 7. Ideal case and actual case in CNFET correlation under CNT length variation and fractured
CNTs. Fractured CNTs are CNTs damaged during the transfer process of CNTs from growth
substrate to target substrate.
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CNTs grown should be equally long for CNFETs aligned in the direction of CNT growth
(y-direction) to have identical current driving capability. Usually, CNFETs aligned in ydirection are assumed to be 100% correlated and perfectly uncorrelated otherwise(xdirection). This is termed as “Asymmetric Correlation''. However, in the y-direction,
partially correlated FETs exist along with perfect correlation as shown in Fig 7. Short CNT
lengths can also be present due to fractured CNTs. Fractured CNTs are the CNTs damaged
during the CNT transfer process from growth substrate to target substrate. In this work, we
model the CNT length variation in the CNT growth process and fractured CNTs will be
modelled in our future work. Larger diameters produce shorter lengths and vice-versa.
Therefore, for a diameter range of 1nm - 2nm, we consider an average CNT length range
of 0.6µm-0.4µm. The detailed CNT length variation modelling is described in Chapter 6.

All these variations result in CNFET circuit performance variation and functional
yield loss. In addition, due to the presence of CNT-specific variations, conventional CMOS
evaluation approaches for yield and delay cannot be used for CNFETs. This is a challenge
for making design decisions. In CMOS, the worst case delay is computed assuming worst
case gate delays for all transistors in the critical path. However, in CNFETs, the worst case
is no s-CNT remaining in the channel after m-CNT removal and gate delay being infinite.
This results in inaccurate estimation of functional yield and overestimation of critical path
delay. Alternate approaches are thus needed for accurate CNFET based circuit evaluation.
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1.2.2 Thermal management in 3D ICs

Chips are getting smaller, denser, and operate at high frequencies. 3D ICs with
increased interconnect and transistor density result in high power dissipation. This
ultimately results in increased temperature. This is because up to millions of components
produce a great quantity of heat in such a tiny room, the temperature may sharply increase
highly deteriorating the performance. This calls for solutions in thermal aware physical
design at early stages like floorplanning.
3D Floorplanning - Floorplanning is the first major step in physical design. The
floorplanning stage defines the location of the major blocks and components, affecting the
optimization results of the subsequent stages including placement and routing.
Floorplanning also provides early feedback that evaluates architectural decisions, estimates
chip area, delay and congestion caused by wiring. As technology advances, the design
complexity is increasing and the circuit size is getting larger. To cope with the increasing
design complexity, hierarchical design and intellectual property (IP) modules are widely
used. This trend makes floorplanning much more critical to the quality of a very large-scale
integration (VLSI) design than ever. With the added dimension, the 3D solution space
imposes significant runtime penalty to find an optimized solution compared to optimizing
their 2D counterparts.
Thermal-aware Floorplanning - The need for designing chips to reduce
temperature increase to reduce hot spots is more prominent in 3D ICs, where multiple
11
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heterogeneous dies or same technology are stacked using through-silicon vias. This gives
rise to the question, how to evaluate temperature distribution in 3DICs? And how to design
a 3D chip layout to reduce peak temperature? An alternate parameter, other than
temperature, to measure the thermal goodness of a floorplan is thus needed. It must be
computed quickly compared to solving heat equations in time intensive RC networks, for
fast thermal aware floorplanning. Additional package level solutions are required to
address this heat dissipation problem shown in Fig.8 in 3D ICs.

Fig. 8 Heat dissipation problem in 3D ICs due to increased power density compared to 2D

Run time – Most state of the art layout design tools and 3D floorplanning
algorithms are probabilistic. Be it Simulated Annealing or Genetic or evolutionary
algorithms, they require thousands or hundreds of thousands of iterations to find an
optimized solution. To use temperature reduction as our objective, we need to evaluate
12
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temperature distribution at each iteration and this is in the traditional way, will spike the
run time up to 6hrs or even more depending on circuit size! Ex: For example, consider two
test circuits shown in Fig. 9(a) [15].

Fig. 9(a) Test circuits – planar and 3D (b) Thermal evaluation using 3D-ICE [15]
(c) Thermal evaluation using Hotspot [1]

When these two simple test circuits are evaluated using the state of the art thermal
evaluation tools widely used in academia [15][1], even with their proposed speedup, one
solution takes additional 49s. If the evaluation is done for every 100 runs, 100 times, one
simulation for a thermally optimized solution will be extended for ~6hrs! We therefore
13
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need faster computing techniques that can be incorporated into the iterative probabilistic
algorithms.
Above all, to the best of our knowledge, almost all works in literature
[16][17][18][19, pp. 3-] evaluate 3D chip performance with fixed parameters at room
temperature. However, due to increased power density, each layer will have a different
temperature profile higher than the room temperature. Presence of a vertical thermal profile
in 3D ICs significantly impacts the interconnect delay, power and buffer count on
individual layers as metal resistance is a strong function of temperature. Since, interconnect
delay and power are heavily used to characterize the 3D floorplan solution quality, ignoring
the thermal impact on interconnect performance can lead to suboptimal solution selection
during the probabilistic optimization of 3D floorplanning. Thermal-aware evaluation can
possibly change the final solution selection in a non-deterministic floorplanning flow as a
well packed 3D IC does not necessarily have the best thermal distribution impacting the
interconnect performance.

1.3 Motivation and Significance of Work

This work is motivated by the need for planar CMOS alternatives both, at the device
level and system level to overcome the channel length scaling challenges and the
interconnect performance bottleneck. The proposed work on CNFET circuit design under
CNT fabrication imperfections offers significant improvement in functional yield. Tube
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redundancy in only statistical critical paths is proposed to achieve the desired functional
yield without degrading circuit performance, with less than 2% increase in circuit power at
no area overhead. We limit the redundancy to a minimum required, to avoid unnecessary
increase in the channel area. With proposed minimum redundancy we are able to reduce
the allowed delay degradation(tolerance) by 15-25% and still have a good functional yield
(>99%). An efficient and fast algorithm compared to time intensive Monte Carlo
simulation, to identify all paths that can become critical under CNT variations is also
presented. On the other hand, for a rapid thermal screening of 3D IC solutions, a powerbased approach is proposed. We achieve a correlation coefficient of 0.9 when the results
are compared to the HotSpot tool. Compared to other state-of-the-art 3D IC thermal
evaluation approaches [20][21], the proposed power model is much faster and can be
incorporated into the 3D floorplanning flow without drastic increase in runtime. The need
for thermal-aware evaluation for accurate selection of optimized solutions is shown on final
floorplans of GSRC benchmarks. With considering wire density on different layers of
3DIC, we show that the impact of temperature and wire density on interconnect
performance are very crucial for a more realistic evaluation and avoid sub-optimal solution
generation. This work enables the design of reliable and variation tolerant CNFET circuits
by achieving delays almost equal to delay with no variations thus facilitating the realization
of CNFETs even in the presence of variations. The power based 3DIC thermal goodness
evaluation technique can provide thermally optimal solutions without a drastic runtime
overhead, especially in the thousands of runs in probabilistic optimization models. These
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approaches can equip a designer to make reliability-oriented decisions early in the design
process, leading to better chip yield.

1.4 Thesis Contributions

The contributions for work on CNFETs and 3D ICs are listed below.

1.4.1 Circuit-level design methodology for reliable and variation-tolerant
CNFET circuits under CNT variations (Part A)

1) A statistical evaluation approach to improve prediction accuracy of functional yield
and critical path delay under CNT fabrication imperfections.
2) A calculated minimum CNT redundancy at the transistor level to improve
functional yield for a given failure rate.
3) We focus our evaluation on a critical path that in reality, due to metallic tube
presence, could be a different path in each circuit. We limit the redundancy to a
minimum required, to avoid unnecessary increase in the channel area.
4) Redundant tubes are only added to transistors on paths that are statistically
evaluated as critical (PPC - paths possibly critical) due to the presence of metallic
tubes and CNT diameter variations. This strategy results in functional yield
enhancement, and allows for reduction in allowed increase in delay.
5) Development of an efficient statistical algorithm for fast identification of all paths
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that can become critical, PPC, under statistical critical path delay variation. The
proposed algorithm is much faster than the time intensive Monte Carlo simulations.
6) Power minimization with optimized CNT redundancy at path level without
degrading the functional yield.
7) Evaluation of two standard cell layout styles for increase in circuit area due to
redundancy and optimized redundancy Identifying a tube redundancy approach to
provide delay minimization with no area overhead.
8) CNT length variation is addressed for the first time in CNFET circuits, which is
especially important if correlated CNTs are used in CNFETs within a logic gate.
9) Evaluation of proposed tube redundancy approach on correlated and un-correlated
CNFET based circuits to estimate the functional yield and circuit performance
benefits possible with CNT correlation.

1.4.2

CAD approaches for fast thermal goodness evaluation and thermal
management in 3D ICs (Part B)

1)

Development of a fast approach for thermal goodness evaluation of 3D floorplans
with only available block power information. The unique strength of this technique
compared to state of the art approaches is that, we do not rely on solving any heat
equations in this method, yet determine the thermal goodness of two given 3D
designs using the power densities of the blocks, and impact of neighboring blocks
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and using a correlation measure. This approach enables run time optimization with
peak temperature reduction in 3D ICs and generation of thermally optimal 3D
floorplans.
2)

Fast fusion model for vertical thermal profile generation to significantly increase
correlation with the more accurate simulation based Hotspot tool [1]. The proposed
model overcomes the shortcomings in a vertical only model [22] by considering the
impact of heat dissipation from intra-layer modules as well and quickly evaluating
the thermal goodness of two given 3D floorplans that is in good acceptance with
the Hotspot tool.

3)

Design strategy to integrate true thermal-aware interconnect performance
evaluation in the 3D floorplanning optimization while considering the impact of
vertical thermal profile and non-uniform wire spacing on TSV-aware buffer
insertion length. This strategy enables a more realistic evaluation of the wire delay
and hence, avoiding sub-optimal solution generation. Most publications evaluate
their 3D designs at room temperature and neglect the presence of a vertical thermal
profile. This can result in seriously sub-optimal solutions being generated through
the floorplanning stages

4)

In-depth analysis of 3D interconnects delay and early buffer count estimates under
unified RC variations resulting from rising vertical temperature and varying wire
capacitance to quantify the interconnect performance degradation.

5)

Evaluation of various Thermal Interface materials and additional layers between Si,
to identify the critical/minimum thickness and suitable material needed for a good
18
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vertical heat transfer in 3DICs. We propose the use of a graphite based Thermal
interface material sandwiched between the IC stacks for better heat dissipation
between the ICs towards the heatsink. With this architecture, we were able to reduce
peak temperature by 12% in GSRC benchmarks, without the need of any micro
channel cooling.
6)

Efficient interface of white space generator to bridge between our 3D floorplanner
and HotSpot tool to evaluate 3D floorplan peak temperature on HotSpot and
validate the effectiveness of proposed thermal goodness evaluation approach.

7)

Scalable approach for layout to nxn grid conversion of “m” layers block power
densities with no limit on “n” and “m”. This technique uses a block to grid overlap
model to distribute the block area and power to the underlying grid sections. The
block power contribution to the grid relies on the block to grid overlap ratio.

1.5 Thesis Organization
This thesis is organized two-fold to explore the possibilities for “More than Moore”
at device level using CNFETs and as well as package level using 3DICs.
In the first part of the thesis, we develop methods focused on CNFETs and CNT
induced variations. Methodologies are proposed for statistical delay evaluation and to
reduce power increase due to redundancy in CNFET based circuits in the presence of CNT
variations. For the first time, CNT length variation is investigated and its impact on
functional yield is also studied. The second part of the thesis acknowledges that the thermal
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performance of 3D chips is directly controlled by the thermal quality of the generated
floorplan and shows that ignoring the impact of temperature on interconnect delay, power
and buffer estimation in the evaluation process can result in severely sub-optimal solutions
being generated. Models for fast thermal goodness evaluation of 3D layouts are proposed
and integrated in the 3D floorplanning flow. The proposed thermal evaluation models are
also validated against the more accurate simulation based tool, Hotspot using a correlation
factor.
This thesis is organized as follows. Chapter 2 describes the related works in the field of
proposed contributions pertaining to 3DICs and CNFET circuits. Part A (Chapter 3 –
Chapter 6) encompasses work done on CNFETs. Part B (Chapter 7 – Chapter 10) includes
the design strategies and analysis performed on 3D ICs. Chapter 3 describes the statistical
evaluation of critical path delay in CNFETs. The strategy for minimum tube redundancy
is discussed in Chapter 4. In Chapter 5, redundant CNT optimization for power
minimization and a fast approach to identify all critical paths under CNT variations is
discussed. CNT length variation is presented in Chapter 6. A first-hand analysis on
importance of thermal-aware delay in 3D interconnect performance is done in Chapter 7.
Chapter 8 presents the fast thermal goodness evaluation model for 3D ICs as a temperature
alternative. This proposed model is integrated with 3D delay-aware floorplanning for true
thermal-aware 3D interconnect performance optimization along with considering
interconnect density in Chapter 9. Chapter 10 explores package level thermal management
options using graphene and graphite based TIMs. Finally, thesis conclusions and future
scope of work are presented in Chapter 11.
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2.1 Carbon Nanotube FETs
Zhang et al., [23] reported that the major sources of CNT specific variations in
CNFETs are due to semiconducting-CNT (s-CNT) count variations caused due to removal
of initially present metallic-CNTs (m-CNTs) [24], CNT diameter variations, variation due
to misalignment of CNT arrays, and variation due to CNT doping. However, considering
the recent advances in m-CNT process [14] and growth of high density s-CNT arrays, it is
required to revisit and re-evaluate the influence of these variations on the ON current of a
CNFET and take CNT length variation into account. Redundancy techniques are often used
to improve the functional yield under CNT variations.
Redundancy in CNFET circuits can be either transistor level or tube level. In
transistor level redundancy [25], each transistor in the original design is replaced by N2
series-parallel/parallel-series transistor structures, where N is the number of replicated
transistors in each dimension. Open and short-immune structures can be obtained through
this technique at the expense of large area and power overheads. In Tube level redundancy
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[26][27] additional CNTs are added in the channel region to increase drive current and
avoid transistor failure and is a more practical approach for yield enhancement.
Few publications have proposed circuit level techniques to enhance the functional
yield in the presence of CNT variations. With a trade-off in performance, Ashraf et al. [28]
proposed transistor and tube-stacking configurations to reduce the statistical probability of
a short between source and drain in CNFET gates. Tube level redundancy was proposed to
increase functional yield at gate level [26] and in memory arrays [27]. Cheng et al. [27]
proposed to add redundant CNTs to transistors based on transistor sizing to optimize
critical path delay. However, it is important to note that, under CNT-specific variations,
the critical path can possibly be different for every instance of the same circuit. In addition,
it is highly possible to have multiple critical paths in a circuit and thus adding tube
redundancy to transistors on a single-path will not sufficiently improve the circuit
performance.

2.2 Vertical Integration: 3D ICs with Through Silicon Vias

HotSpot [1] is a thermal evaluation tool, extensively used in academia and can handle
both 2D and 3D solution evaluation. The tool relies on RC networks and intensive heat
equation solving. Though the tool is over 94% accurate, it is very time consuming to be
integrated into physical design optimization cycles. Similar is the case with 3D-ICE [15]
which was proposed by Sridhar et al, for thermal evaluation of 3D ICs with integrated
micro-channel cooling.
22

Previous Work

Chapter 2

Xu et al., [20] proposed a fast thermal analysis model for fixed-outline 3D
floorplanning. In their approach, they simulate the thermal profile of each block placed in
all possible locations on a floorplan. Thermal profiles of all blocks placed in all locations
is generated using the Hotspot tool. During floorplanning, for thermal analysis, the block’s
position determines its temperature. For t layer 3D IC with tk2 thermal profiles are
generated for a k x k grid. While the thermal profile varies with position it will also be
impacted by the neighboring blocks which is not considered in this work. In addition,
though the look up of block thermal profile is fast, the approach involves
time consuming process of individual block profile generation prior to floorplanning which
can take longer than incorporating HotSpot directly with increasing circuit complexity and
size. A similar approach was proposed by Wu et al., [29] but the blocks are simulated by
placing them only in the center of the grid and not in k2 locations.
Xiao et al., [21] proposed another fast approach for thermal goodness evaluation as an
alternative to using Hotspot. The temperatures of blocks are computed first on the coarsest
level similar to HotSpot and then interpolated to finer grids based on effective ratio of
resistances in the vertical and lateral directions. However, multiple interpolations are
needed to capture the lateral heat flow. They show a correlation coefficient of 0.95 with
Hotspot for GSRC benchmarks. The above mentioned two approaches are faster than
Hotspot but not considerably fast enough for incorporating into floorplanning. Their
runtime penalty reported for their approach is 4X because multiple iterations are required
for refining the grids and interpolating the temperatures. Therefore, much faster thermal
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evaluation approaches are required in 3D IC floorplanning that can generate thermally
optimal solutions without degrading area, wire length and runtime.
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Statistical Evaluation of Critical Path Delay for Functional Yield Estimation
This chapter is published in IEEE-NANO, 2017.
S. K. Vendra, M. Chrzanowska-Jeske, and R. Ashraf, “Statistical evaluation of critical path delay
in CNFET-based circuits in the presence of CNT fabrication imperfections,” in 2017 IEEE 17th
International Conference on Nanotechnology (IEEE-NANO), Jul. 2017, pp. 364–369. doi:
10.1109/NANO.2017.8117285.

3.1 Introduction
With their superior electrical, thermal and mechanical properties, carbon-nanotube FET
transistors have been emerging as a promising candidate for the future integrated circuits.
For the same length of channel, CNFETs are reported to be 13 times faster than a PMOS
and 6 times faster than an NMOS transistor [24]. The drive current of the CNFETs is
proportional to the number of semi-conducting tubes under the gate (channel of the
transistor). An array of parallel carbon nanotubes (CNT) placed under the gate results in a
stronger ON current through the parallel-tube CNFET, as compared to a single CNT, and
can tolerate more of the fabrication imperfections because of statistical averaging [30]. The
parallel-tube inverter is shown in Figure 10.

Fig. 10. CNFET layout of inverter with parallel tube configuration
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Despite of the noteworthy potential of the technology, CNTs come with their unique
limitations that pose a foremost obstacle in realization of the CNFETs. Single-wall CNTs
are hollow cylinders with diameters in the range of 1nm to 2nm [13]. Depending on the
chirality, a single-walled CNT can be either metallic or semiconducting. Currently, there
are no CNT growth techniques that can guarantee 100% semiconducting tubes. In case of a
metallic tube in the tube array, the gate terminal has no control over the channel due to an
ohmic-short between source and drain.
Therefore, the presence of metallic tubes drastically affects performance of CNT-based
circuits in a complementary CNFET arrangement. Current CNT growing techniques with a
preferential growth, entail 5% metallic-CNTs, with methane CVD, and up to 20% metallic
CNTs with plasma enhanced CVD [31]. There are techniques that allow for removal of
metallic tubes, and therefore enable removal of ohmic-contacts, from already fabricated
gates. Techniques such as current-induced electrical burning [32], selective chemical
etching, SCE, [33] or VLSI-compatible metallic carbon nanotube removal, VMR [14] can
be used for tube removal after gate fabrication. The selective chemical etching and VLSI
compatible metallic carbon nanotube removal techniques are the most suitable. Since the
presence of metallic tubes in gates is random, the removal of metallic tubes causes variation
in the number of tubes present in transistors, reduced drive current and increased delay.
Another challenge faced during the fabrication of CNFET-based circuits is the
variation in the diameter of CNT’s. In CNT growth, not all CNTs can be grown with the
same diameter. Typical CNT diameters range between 1nm-2nm. The threshold voltage
(Vth) of a CNFET is inversely proportional to the CNT diameter, and thus the ON current,
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ION, through a CNFET depends directly on the threshold voltage, and is inversely
proportional to the CNT diameter. The impact of variation [34] in the diameter and in the
number of semi-conducting tubes left under the gate after metallic tubes are removed is
addressed in this chapter. The focus of this chapter is on the statistical in contrast to worstcase path delay evaluation. The effect of the presence of variations on critical path delay
and functional yield are also considered.
Worst-Case vs Statistical Evaluation
It is increasingly important to develop better and more accurate critical path evaluation
for CNFET-based circuits in the presence of fabrication imperfections. The worst-case
delay approach is widely used to compute the critical path delay in CMOS-based integrated
circuit design. This technique proved good for technology nodes above 45nm where the
variation in CMOS gate delay was a small percentage of the total gate delay. In CMOS
technology nodes below 16nm and in circuits designed with emerging materials such as
carbon nanotubes, the delay variation is a significant percentage of the total gate delay.
In the worst-case approach, the maximum allowed critical path delay is defined
assuming the worst-case delays for all gates in the critical path. In CMOS circuit this is a
very straight-forward approach. The worst possible delay of a gate is, PMOS and NMOS
transistors have to be the slowest possible for a given technology node. So all fabricated
circuits have the critical path delay smaller or equal to the worst-case delay value of the
desired delay, which is large.
For CNFET-based circuits the definition of the gate worst-case delay has to be
modified. Due to the necessity for metallic tubes to be removed, and a finite probability of
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all tubes in a gate being metallic, the probability of a gate with no tubes is not zero. So, the
worst possible case is no tube in a channel and the gate delay equal to infinity. Such a gate
however is non-functional and therefore, a circuit with non-functional gate is also
nonfunctional. Therefore, for the worst-case gate delay we will use the delay of the gate
with the largest delay but still functional. With this definition, a large number of fabricated
circuits are accepted to be functional because their critical path delays are equal to or lower
than the worst-case path delay. However, in reality, there is a non-negligible probability
that few gates have all tubes metallic that will be removed, leaving these gates
nonfunctional. Such cases will directly affect the functional yield.

Fig. 11: ISCAS 85 C17 Benchmark circuit

This emphasizes the need for enhanced evaluation of the critical path delay in CNFET
based circuits considering the variations [10]. Our focus is to analyze the impact of the
CNT diameter variations and variation in the number of tubes in transistors, when initially
present metallic tubes are removed, on critical path delay of CNFET circuits. In general,
each logic gate is assigned a given delay value for performance evaluation. However, in
fabricated CNFET circuits, the delay of each gate differs because of CNT density variation
under the gate. For example, consider the C17 benchmark circuit shown in Figure 11. This
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circuit is built with only NAND gates. Observe that though all the gates are identical, the
delay of each gate is different because of the presence of variations in the CNFET-NAND
gate.
Hence, we propose to use a statistical approach to improve the evaluation of
performance and functional yield of CNFET-based circuits. We take into account the CNT
diameter variations and variation in the number of semi-conducting tubes in the transistor
after the metallic tubes are removed. Our results show that with statistical evaluation, the
critical path is evaluated with a higher accuracy considering the CNT delay variations.
CNT Fabrication Imperfections
The variation in diameter of the carbon nanotubes in typically fabricated CNTs show a
Gaussian distribution [13] with diameters of CNTs shown in Figure 12. For CNFET
transistors to have acceptable drive current, we used an array of parallel CNTs [13]. In this
paper, each gate is assumed to have 10 CNTs in the channel [35][28].

Fig. 12: Diameter distribution of CNTs diameter with respect to µ and 3σ diameter of 1.5nm and
0.5nm respectively
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The variation is defined as the standard deviation with respect to the mean value and is
given as,
Variation = σ/µ

(3.1)

where, σ is the standard deviation and µ is the mean. Shahi et al., [10] discuss the simulated
results for variance, σ(Ion)/µ(Ion) of a minimum width CNFET (with 10 tubes in the channel
of a gate) at 32nm technology node for various sources of CNT- specific variations. ION is
the ON current through a single CNT under the gate. They show a large fraction of variation
from presence of metallic tubes and CNT diameter variations.

Fig. 13: CNT ON current distribution for diameter distribution given in Figure 12 of 10,000 CNT
population

The variation of ON current through a CNT for individual CNTs is shown in Figure
13. The variation in ION of a 1X (10 tubes in each transistor) inverter, that has equal ON
current through the p-type and n-type CNFETs is shown in Figure 14. The ON current of
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a CNFET varies by nearly 3.5% when all the CNTs under the gate are semiconducting with
diverse diameters. The variation in ON current increases up to 10.9% - 14.1% when
initially present percentage of metallic tubes (Pm) of 10% and 20% are removed, as shown
in Figure 14.

Fig. 14: ION variation of 1X Inverter at 32nm technology node of 1XCNFET Inverter showing
increase in the ON current variation with increase in initial presence of metallic tubes

To simulate the behavior of CNFET-based circuits, we used HSpice compatible model
developed at Stanford [9]. The delay of the logic gates is computed for 10 CNTs in the
channel region with diameters in the range of 1nm-2nm. In our experiment, 10,000 samples
of CNTs are considered for the analysis. 10,000 samples are used for the ease of gate delay
calculation i.e., to remove 10% metallic tubes, 1000 tubes are randomly removed from the
10,000 CNT population. The percentage of metallic tubes (Pm) initially present and
subsequently removed, using VMR technique, are assumed to be10% and 20%. We also
assume that all metallic tubes are completely removed and no semi-conducting tubes are
removed.
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ON Current and Gate Delay Calculation for CNFETs

For critical path evaluation in the CNFET integrated circuits, the gate delay distribution
considering the variations have to be calculated primarily. To generate the gate delay
distribution for each gate in the circuit, we start with a randomly assigned CNT population
of 10,000 tubes with diameters in range of 1nm-2nm. From equation (3.2) [35], the ION of
a gate is directly proportional to the threshold voltage (Vth) and the threshold voltage of the
gate is inversely proportional to the diameter of the CNT as shown in equation (3.3).
ION_CNT = gCNT (VDS- Vth-DIBL x VDS)

(3.2)

In Eq.3.2 𝑔%&' is the trans-conductance of a CNFET transistor. 𝑉)* is 0.9V for 32nm
technology. DIBL is the drain induced barrier lowering and is taken as 100mV/V and Vth
is the first order approximation of the threshold voltage. according to Ashraf et al. [35],
𝑉,- a

.

(3.3)

)/01

where,𝐷%&' is the diameter of a CNT. The propagation delay of the CNFET gate is given
by,
Tpd =

%3 .566 /8
9:0,0

𝐼=&,& = 𝐼=&,. 𝑥 𝑁

33

(3.4)
(3.5)

Statistical Evaluation of Critical Path Delay for Functional Yield Estimation

Chapter 3

Where, Tpd is the propagation delay, CL is the load capacitance, VDD is the supply voltage,
ION,N and ION,1 are the ON current through N number of CNTs and 1 CNT respectively.
The ON current for each semiconducting CNT is calculated considering only the
diameter variation in range of 1nm-2nm. The drive current of a gate with 10
semiconducting tubes is a summation of 10 CNT’s ON currents. Therefore, using the
10,000 population of CNTs we generated a distribution of 1000 values of ON current for
1000 logic transistors. These values are used to calculate the delay distribution for 1000
transistors based on equation (3.4) and (3.5).

3.2 Methodology- Statistical Critical Path Delay Evaluation

We first define all the delays computed in this chapter as follows.
•

Functional gate: Under the impact of fabrication imperfections, a gate is functional
if it has at least one semi-conducting tube in the channel.

•

Ideal gate delay: All tubes in the channel region are semi-conducting and all have
a mean diameter of 1.5nm

•

Ideal critical path delay: All gate delays in the critical path are replaced with ideal
gate delay and the longest delay path is calculated.

•

Worst-case gate delay: Only one semiconducting tube in the channel with the
minimum diameter of 1nm.

•

Worst-Case critical path delay: All gate delays in the critical path are replaced with
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worst-case gate delay and the longest delay path is calculated.
•

Functional Yield (Yf): Functional yield is calculated as a function of delay [28]. It
is given as the ratio of the number of circuits with fabrication imperfections with
delay less than or equal to the 1.3 times the ideal case delay to the total number of
circuits, and is given as,
Yf =

# BCDBECFG HCFI J(..L M CNOPQ BPGO NOQPR)
FTFPQ UEVWOD TX BCDBECFG

(3.6)

In the current design evaluation, the critical path delay of a circuit based on CNFETs is
estimated using the worst-case approach. Any circuit with delay less than the delay
calculated in worst-case approach is accepted to be functional. However, this approach
does not take into account statistical variation in the fabrication imperfections of CNTs.
This will result in overestimation of the critical path delay. In this paper, we propose to use
the statistical approach to evaluate the critical path delay rather than the worst-case
approach. To evaluate the performance of the CNFET-based circuits, we accept the circuit
to be functional only if the delay of the critical path is not larger more than 30% of the ideal
case delay. This approach evaluates the critical path taking the variation in the gate delay
into consideration. This results in more realistic critical path delay evaluation, accepts
circuits with a very small increase in the critical path delay and increases the yield.

3.2.1. Worst-case Approach
In the worst-case approach, the individual gates in the circuit are assigned the worst35
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case gate delay. We calculated the critical path delay by the summation of all the gate
delays on every path from the input to output nodes. This is achieved using distances [36]
(previously

graphallshortestpaths

[37])

function

in

MATLAB.

Since

the

graphallshortestpaths and distances functions compute the shortest paths rather than the
longest path, we negate the gate delays. Therefore, the computed shortest path by the
MATLAB function is actually the longest paths. The path delays are negated again before
proceeding with further analysis. The path having the longest delay among all paths is our
worst-case critical path delay.

3.2.2. Statistical Approach

In statistical approach, each gate in a circuit is randomly assigned a delay value from
the delay distribution generated by including diameter and tube number variations. The
longest path delay of the circuit is computed with the statistical gate delays. This will result
in a more realistic and shorter critical path delay than the critical path delay obtained
through the worst case-approach. And as it will be shown later, due to statistical averaging
of gate delays in fabricated circuits many circuits will satisfy the condition of the critical
path delay being equal or not larger than 1.3 times the critical path delay of the ideal case.
The critical path delay is evaluated for three different scenarios. One being the diameter
variation case assuming all the CNTs are semi-conducting and any variation in ION is
caused only by the CNT diameter variations. The other two cases, take into account the
removal of 10% and 20% of metallic tubes (Pm) that are initially present.
36

Statistical Evaluation of Critical Path Delay for Functional Yield Estimation

Chapter 3

● Diameter Variation Case (Pm=0%)
For analysis of the impact of CNT diameter variations on the critical path delay, all
tubes are assumed to be semi-conducting with diameter in range of 1nm-2nm but no
metallic tubes present (Pm=0%).
●

Non-Ideal Cases (Pm =10% and Pm = 20%)

Considering the initial presence of metallic tubes is a more realistic scenario. The initial
presence of metallic tubes reduces the drive current because of the reduced number of
semiconducting tubes under the gate after the application of metallic tube removal process.
In the non-ideal case, we assume the initial percentage of the metallic tubes being present
(Pm) to be 10% and 20%. We then assume that all metallic tubes are completely removed,
and no semi-conducting tubes are removed. In this case, the randomly generated 10,000
population of tubes with diameters in range of 1nm-2nm are considered. From these, 10%
tubes are randomly identified as metallic and are assumed to be completely removed from
the CNT population using the VMR technique. The same process is repeated for 20%
metallic tubes. The ON current for each gate and delay distribution are calculated. The
results for all the three cases are generated and analyzed together with the effect of CNT
diameter variations.

3.3 Effect of CNT Fabrication Imperfections on Functional Yield

For achieving a high functional yield, we want larger number of circuits to be
functional. To demonstrate these results, the distribution of the critical path delay of the
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CNFET-circuit generated using Monte Carlo simulation is plotted in Figure 15. This plot
shows the variation in the critical path delay of the ISCAS 85 C432 benchmark circuit
simulated using the gate delay distribution, and closely resembles a Gaussian distribution.
From Figure 15 we can observed and calculate that 99.9% functional yield (3σ point) can
be achieved even in the presence of CNT diameter variation and CNT density variation
after the removal of metallic tubes. The functional yield is calculated using (3.6). As
discussed in [28], it can be observed that for C432 benchmark, the critical path delay value
obtained from statistical distribution of gate delays should be significantly less than the
critical path delay based on the worst-case. If the critical path delay is evaluated with a
statistical approach, a larger number of circuits is classified as functional assuming a small
degradation of delay (not exceeding 30% of ideal case) as compared to the sideal case with
no variations. This is shown in Table 1 presenting our experimental results.

Fig. 15: Critical path delay distribution of ISCAS 85 C432 benchmark circuit showing the delay
spread for Pm=0%.
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3.4 Experiment Results

Our approach was tested on the logic benchmark circuits of ISCAS’85, C17, C432,
C880, C1355 and C2670. For simulation purpose, the 32-nm technology node is
considered, and supply voltage of 0.9V as given in ITRS guidelines [2]. A load capacitance
of 200fF is assumed [10]. Our results show that using the statistical evaluation, the critical
path delay is accurately evaluated compared to the worst-case approach thereby increasing
the functional yield. The values for critical path delay and projected functional yield for
the set of ISCA’85 logic benchmark circuits are given in Table 1. Results are shown for
ideal case (Pm =0%) and two non-ideal cases Pm=10% and 20% including CNT diameter
variations. Pm is the percentage of initially present metallic tubes. The time complexity of
the critical delay path calculations O (V log V +VE) (where E is the number of gates and
V is the number of nodes in the circuit). A critical path delay of 13.2ns is calculated using
the worst-case approach in ISCAS’85 C432 benchmark circuit. Statistical evaluation
results show an improved evaluation of critical path delay and therefore better more
realistic estimation of functional yield. In the diameter-variation only case, the critical path
delay for C432 circuit, with six gates on the critical path, shows the delay of 930ps with a
projected yield of 99.99%. It shows that this approach allows for more accurate delay
evaluation for larger circuits and demonstrates that a high yield can be achieved.
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Table1. Improvement in critical path delay evaluation and functional yield for ISCAS benchmark
circuits with statistical delay calculation approach with 10 tubes in the channel region and
diameter in range of 1-2nm. 1.3X Ideal case is the nominal delay allowed for the circuit to be
functional.
Critical path delay

Benchmark

Worstcase delay
(ns)

C432

C17

C880

C1355

C2670

13.2

3.6

30.2

19.4

35.5

Ideal Case
critical path
delay
(ns)

0.877

0.23

2.008

1.29

2.36

1.3 x
Ideal case

Mean
Pm (%)

(ns)

1.1401

0.299

2.6104

1.677

3.068

Delay

Functional Yield

(ns)

%

0

0.916

99.99%

10%

1.110

93.72%

20%

1.340

30.68%

0%

0.242

99.99%

10%

0.313

92.04%

20%

0.364

35.72%

0

2.060

99.99%

10%

2.360

99.99%

20%

2.600

71.40%

0%

1.320

99.99%

10%

1.550

99.95%

20%

1.780

20.95%

0

2.360

99.99%

10%

2.600

99.99%

20%

2.960

94.05%

3.5 Chapter Conclusions

We use a statistical approach to estimate the critical path delays of CNFETcombinational circuits. The proposed approach predicts more realistically the critical path
delay compared to the worst-case technique. It is observed that the impact on critical path
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delay depends more strongly on CNT diameter variations when the initial presence of
metallic tubes in CNFET circuits is increased.
Generated delay distributions for 10000 iterations were presented. The presence of
metallic tubes alone increases the worst-case critical path delay by nearly 60%, and as a
result of which, the worst-case approach would predict incorrectly a very low functional
yield. Our approach indicates that up to 99% yield can be achieved with less than 10% of
the initially present metallic tubes and for only slightly increased acceptable critical path
delay (1.3 x ideal case value). For 20% of the initially present metallic tubes, additional
design techniques have to be adopted to increase the yield. The statistical approach allows
for more realistic prediction of the expected functional yield. The improved prediction is
based on more realistic distribution of critical path delay values in fabricated chips.
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Chapter 4
Tube redundancy in Statistical Evaluation of Critical Path Delay in the presence of
CNT variations
This chapter is published in IEEE-NANO, 2019.
S. K. Vendra and M. Chrzanowska-Jeske, “Tube Redundancy in Statistical Evaluation of Critical
Path Delay of CNFET Circuits in the Presence of Tube variations,” in 2019 IEEE 19th
International Conference on Nanotechnology (IEEE-NANO), Jul. 2019, pp. 374–377. doi:
10.1109/NANO46743.2019.8993879.

4.1 Introduction
This chapter addresses the variation in the “ON” current, ION, of a CNFET caused by
CNT diameter and CNT count variation due to m-CNT removal. In the previous chapter,
we were able to show a functional yield between 92.04% and 99.95% with initial presence
of 10% and 20% m-CNTs (Pm %), for a set of ISCAS’85 benchmark circuits. However, we
assume a high delay degradation acceptance (delay tolerance) of 1.3X for functional yield
evaluation. Moreover, for increased percentage of initially present metallic tubes, a low
functional yield was observed. The delay degradation tolerance is the acceptable delay,
30% higher than the ideal critical path delay, beyond which the circuit is not accounted for
the functional yield estimation. This emphasizes the need for design methodologies for
improving the functional yield with a low delay degradation tolerance. This will help
fabricate circuits that are closer to the ideal performance. It is also important to have
credible evaluation methods. Statistical approaches for evaluation of critical path delays
and functional yield allows for more realistic predictions of these parameters in fabricated
chips under fabrication imperfections.
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In this chapter, we propose to use a calculated minimum CNT redundancy at the
transistor level to improve functional yield for a given failure rate. We focus our evaluation
on a critical path that in reality could be a different path in each circuit due to the tube
variations.

We limit the redundancy to a required minimum in order to avoid

unnecessary increase in the channel area. Redundancy is frequently used to improve a
failure tolerance, but it is also important to add just enough to meet a given goal. We thus
investigate the impact of a given redundancy (25% or 50% tube redundancy) compared to
our calculated minimum on total gate area. We present results of improved delay
degradation tolerance limit and higher functional yield.

4.2 Methodology - Tube Redundancy to improve Functional Yield

A. Minimum Tube Redundancy

Circuits are often designed to achieve a desired functional yield at a given failure rate.
In this work, we add the proposed pre-calculated tube redundancy to all the transistors in a
circuit to avoid a failure rate of 0.001%. The minimum redundant CNTs required, 𝑁Y_[\] ,
in a transistor prior to tube removal process for less than 0.001% probability of failure rate,
is calculated using (4.1) [26].
𝑁Y_[\] = log (
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where, Pm is the probability of m-CNTs initially present and later removed. The Pm% is
assumed between 0%-10% [11] considering the recent advances in CNT growth
technology. The diameter variation is considered in the range of 1nm-2nm, represented by
a Gaussian distribution of µ=1.5nm and 3σ=0.5nm [10]. We also compare our proposed
minimum redundancy with 1/4th and 1/8th tube redundancy added to the CNFETS to
analyze the performance-area trade-off. Our approach will enable improved performance
in CNFET-based circuits without aggressive increase in channel area.
To better understand the minimum tube redundancy scheme, preliminary results of
average reduction of gate delay in 10,000 instances of 1X inverter is shown in Fig.16. The
overlapped delay distributions of 20 runs shown are generated with diameter variation and
presence of m-CNTs. The delay distributions in red are generated with 32CNTs per
CNFET with a 10% of m-CNTs initially present and later removed, (Pm%). This is
considered as our reference case for comparing with other given tube redundancies. The
inverter instances delay distribution with pre-calculated redundancy (35CNTs/CNFET) is
highlighted in blue and the result of 1/4th redundancy (40CNTs/CNFET) is shown on the
extreme left. The increasing peak and decreasing mean gate delay should be noted among
all the three distributions. The mean gate delay in a 1X inverter is improved by nearly 8.9%
and 19% when minimum redundancy and 1/4th redundancy is added, respectively.
Although 1/4th redundancy shows the highest improvement in delay, it comes at the cost of
aggressive channel area increase. The pre-calculated redundancy, on the other hand, results
in a reasonable delay reduction. It achieves a similar functional yield as 1/4th redundancy
with minimum increase in area as discussed in the later sections.
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B. Gate area estimation

The CNT diameter, DCNT, the channel width of the CNFET transistor, Wg, the
number of CNTs, NCNT, in the channel of a CNFET, and CNT-CNT spacing, SCNT-CNT, are
related by (4.2) and varies between each gate instance due to the diameter variation.
𝑊g = 𝑁%&' ∗ 𝐷%&' + (𝑁%&' − 1)𝑆%&'m%&'

(4.2)

Fig. 16. Gate delay distributions of 10,000 instances of 1X inverters for 20 runs, using 40, 35 and
32 CNTs/CNFET (left to right) showing the improvement in variation tolerance (narrow
distributions) and average mean gate delay reduction with redundancy.

The critical channel length, Lg used for area evaluation is 32nm. The number of CNTs in a
transistor before added redundancy is assumed to be 32 based on the CNT density
requirement of 250CNTs/µm [38] with an optimal CNT-CNT spacing of 4nm [38]. The
gate area is the product of the effective gate width and gate length of the channel. The total
area occupied by the channel in a circuit is obtained by the summation of area occupied by
each gate in the circuit.
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4.2.1 Statistical Critical Path Delay Evaluation

A. Critical Path Delay

A statistical estimation of the critical path delay in CNFETs, proposed in [39], is used
as an alternative to the traditional worst-case critical path delay approach in this work.
While our statistical critical path delay evaluation improves the functional yield by only
accepting circuits having lesser deviated critical path delay due to variation, it also allows
for a realistic evaluation. In this approach, we define two terms – (4.1) Ideal Critical Path
Delay - the longest path in a circuit with all gates having 32 CNTs that are semi-conducting
only, with a diameter of 1.5nm. (2) Worst-case critical path delay - the longest path in a
circuit when all the gates in the circuit are replaced by the worst-case gate delays. A worstcase gate delay is calculated when only one s-CNT with a minimum diameter of 1nm is
present in the channel. If the worst case delay is used as a reference limit to estimate
functional yield, the performance of the accepted circuits may be degraded. We thus use a
lower allowed delay degradation tolerance for functional yield estimation to obtain a
reasonable functional yield with good circuit performance.
B. Functional Yield (Yf) Estimation
Yf is calculated [26] as a function of delay and allowed delay degradation from ideal
case and is given as,
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where, tolerance is the allowed delay degradation between 5%-30%. We use a parallel tube
configuration CNFET proposed by Rehman et al., [28] for a densely packed CNT array.

4.3 Experiment Results

Using minimum redundancy approach for a given failure rate of 0.001%, we statistically
evaluate the impact of added redundant tubes on the critical path delay and the functional
yield. For a 32 tubes per transistor configuration when Pm=10%, we also compare the
increase in channel area in three cases: (1) 1/8th redundancy – 4 additional tubes, (2) 1/4th
redundancy –8 additional tubes, (3) pre-calculated, minimum number of tubes. From Fig.
17, it can be observed how a similar functional yield of 99% is achieved with minimum
increase in gate area using our proposed minimum tube redundancy approach. However,
13% and 25% area overhead should be noted with 1/8th and 1/4th tube redundancy in c432
benchmark circuit. This gives us an insight to achieving a good functional yield with
minimized increase in the channel area.
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Fig. 17: Yf achieved with minimum increase in circuit area when minimum tube redundancy is
added vs a given redundancy in c432 benchmark circuit

Considering the recent improvements in the m-CNT removal techniques and the
possibility for obtaining 93% semi-conducting CNT arrays [11], we present results for 0%,
5% and 10% of metallic tubes initially present and later removed. The CNT sample size in
our approach is generated based on circuit complexity. With more gates in a circuit, more
instances are needed for a good statistical evaluation. We use enough instances to have a
meaningful Monte Carlo distribution. 10,000 Monte-Carlo simulations are performed
using the Stanford CNFET model [9] and distances algorithm (previously
graphallshortestpaths algorithm) from MATLAB toolbox for our statistical critical path
evaluation. With the minimum tube redundancy, our results show a reduction of 7-10% in
mean critical path delay as shown in Fig. 18 and an improvement of 99.9% (Fig. 19) in Yf
for c432 benchmark. The statistical critical path delay calculated relatively to the ideal case
critical delay is shown in Fig. 18. We can observe that the reduced critical path delay
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closeness to the ideal case when minimum redundancy is employed. In addition, also
notice 15-25% improvement in the delay degradation tolerance from 1.3X to 1.05X, as
shown in Fig. 19. Improvement in functional yield, reduction in statistical critical path
delay for other selected ISCAS’85 logic benchmarks are given in Table 2. The worst-case
delays, ideal case critical path delay and the allowed delay degradation tolerance
considered for each benchmark are listed in Table1. We also record the mean critical path
delay out of the 10,000 instances of a circuit and show the average reduction percentage
achieved with minimum tube redundancy in Table2. Please note that when Pm% is zero, no
redundant tubes are added to the CNFETs and hence no comparison of mean delays is
made in this case.

Fig. 18: Statistical critical path delay reduction achieved in c432 benchmark with and without
redundancy when Pm = 5% and 10%.
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Fig. 19: Comparison of Yf in c432 benchmark for various delay degradation acceptance when
tube redundancy is introduced.

Table 2: ISCAS’85 logic benchmark circuits’ worst-case delay, ideal case delay and delay
degradation tolerance limits in the range of 5%-30%

BM

Worst case
delay(ns)

Ideal case
delay(ns)

1.3X (ns)

1.2X (ns)

1.05X (ns)

C17

4.32

0.089

0.117

0.108

0.094

C432
C880
C1355
C2670

12.2
26.6
21.6
33.8

0.254
0.553
0.449
0.703

0.330
0.719
0.584
0.914

0.305
0.664
0.539
0.844

0.267
0.581
0.471
0.738
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BM

Table 3: Improvement in Mean Critical Path Delay and Functional Yield of selected ISCAS’85
benchmark circuits with delay degradation tolerance in the range of 5%-30% when proposed
minimum tube redundancy is added
With 32 CNTs/CNFET and no

With proposed minimum

Reductio

redundancy

redundancy

n% in

Pm
%

Mean
delay

C2670

C1355

C880

C432

C17

(ns)

Functional Yield (%)
1.3X

1.2X

1.05X

Mean
delay
(ns)

Functional Yield (%)

mean
critical

1.3X

1.2X

1.05X

path
delay

0%

0.089

100%

100%

100%

0.0897

100%

100%

100%

--

5%

0.094

100%

99.2%

78.5 %

0.0900

100%

100%

100%

5.28%

10%

0.101

100%

85.1%

0%

0.0918

100%

100%

96.3%

10.04%

0%

0.256

100%

100%

100%

0.2560

100%

100%

100%

--

5%

0.275

100%

99%

43.8%

0.2573

100%

100%

100%

7.8%

10%

0.291

100%

86.7%

0%

0.2623

100%

100%

99.26%

10.3%

0%

0.555

100%

100%

100%

0.5550

100%

100%

100%

--

5%

0.591

100%

98.6%

60.5%

0.5575

100%

100%

100%

6.1%

10%

0.623

100%

80.3%

0%

0.5641

100%

100%

97.8%

9.68%

0%

0.453

100%

100%

100%

0.4534

100%

100%

100%

--

5%

0.488

100%

97.9%

57.8%

0.4548

100%

100%

100%

7.25%

10%

0.515

100%

73.2%

0%

0.4638

100%

100%

98.3%

10.21%

0%

0.705

100%

100%

100%

0.7050

100%

100%

100%

--

5%

0.779

100%

99.1%

49.9%

0.7229

100%

100%

100%

7.8%

10%

0.871

100%

85.3%

0%

0.7862

100%

100%

99.21%

10.9%

4.4 Chapter Conclusions

Variations in CNT growth process have to be considered for a more realistic delaymodelling of the CNFET-based circuits. With the proposed minimized tube redundancy,
we are able to reduce the delay increase tolerance above the ideal case critical path delay,
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and still have a good yield. The minimum tube redundancy facilitates the design of
variation-tolerant CNFET-based circuits through more realistic evaluation of delay and Yf
in the presence of variations. The statistical critical path delay approach improves
accuracy of functional yield and delay evaluation. When Pm < 1%, the variation in critical
path delay is totally attributed by CNT diameter variation and no redundant tubes are
needed. Yet, a high functional yield is achieved when only diameter variation is present.
From the results presented, we can observe, how, minimum tube redundancy helps to
reduce the gap between delay variation due to CNT count and the ideal critical path delay.
It is interesting to note that, when 10% metallic tubes are initially present and removed,
the impact of CNT diameter and CNT count variation subsides with proposed CNT
redundancy. The functional yield is improved from 0% to >95% when delay degradation
tolerance is reduced to 1.05X in this case. 100% functional yield is achieved for lower
percentage of metallic tubes and higher delay degradation tolerance, due to a good packing
density of CNTs in the channel. This work is a step towards the process of designing
reliable and variation-tolerant CNT-based logic circuits.
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Chapter 5
Critical Path Only Tube redundancy for Power minimization in CNFETs under
CNT diameter and number variations
This chapter is published in IEEE-TNANO, 2021.

S. K. Vendra and M. Chrzanowska-Jeske, “Critical Path Tube Redundancy for Power
Minimization in CNFET Circuits With Variations,” IEEE Trans. Nanotechnol., (TNANO) vol. 20,
pp. 598–609, 2021, doi: 10.1109/TNANO.2021.3100467

5.1 Introduction

Despite their highly desirable performance characteristics, similar for p-type and n-type
transistors [13], Carbon nanotube (CNT) based devices (Fig. 20(a)) and CNFET
technology are still in the research stages as they face many fabrication challenges with
CNT related variations being the dominant one [14]. Prior works proposed CNT correlation
[40] and CNT redundancy (also called tube redundancy) [26][27][41] for yield
enhancement under CNT variations. When two or more FETs share the same set of CNTs
and therefore exhibit identical behavior, they are said to be correlated.
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(a)

(b)

Fig. 20. (a) Oblique view and (b) Top view of a CNFET

This CNFET correlation was shown to improve functional yield of individual gates
[40] in the presence of CNT variations. However, correlation impact on circuit-level
performance remains unexplored. Previously published evaluations of correlated
transistors [40][23][42] were based on theoretical analysis of experimental results for large
numbers of unconnected CNFETs.
In CNT redundancy technique, additional CNTs are added in the channel region of all
CNFETs to maintain the required drive current when metallic tubes are removed and to
avoid transistor failure. Many works [26][27][41] reported in the literature aim to improve
the CNFET circuit delay and failure tolerance using CNT redundancy. Adding redundant
tubes, however, increases power dissipation. Therefore, it is also important to add just
enough [26] to meet a given goal while balancing the power-delay trade-off. In the previous
chapter [41], we proposed to add a pre-calculated number of redundant tubes to all
transistors to improve yield, referred as RAF (Redundancy in all FETs).
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Table 4. Nomenclature/Values used in ROCP Approach

Symbol Description

Value/Range

s-CNT

---

Semi-conducting CNTs

m-CNT Metallic CNTs

---

Pm

Percentage of metallic tubes initially present

0-10%

YD

Delay-limited Yield

in %

DT

Allowed delay degradation tolerance

5-30%

DCNT

CNT diameter

1-2 nm [10]

NR_min

Minimum number of redundant tubes required in a
FET for a given failure rate

[26]

PPC

All paths possibly critical

----

ION_FET

ON current through a single CNFET

varies

Tpd_FET

CNFET delay

---

Tpd_ideal

Ideal critical path delay

varies

Lg , W g

Physical gate length and gate width

Lg = 32 nm

VDD

Supply Voltage at 32 nm technology

0.9 V [2]

CL

Load capacitance

200 fF [10]

ROCP

Redundancy only in all critical paths

----

RAF

Redundancy in all FETs

---

NR

No Redundancy

---

However, if redundant tubes are added to all transistors to maintain performance after
metallic tube removal, they contribute significant additional power dissipation. This
emphasizes the need to limit the number of redundant tubes. As redundancy is added
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mostly to limit delay degradation, in this paper we propose adding redundant tubes only to
transistors on critical paths. This can reduce power dissipation, as a much smaller number
of redundant tubes are added, while not degrading the delay that is mostly defined by the
delay of critical paths. It is highly possible to have multiple critical paths in a circuit and
thus redundant-tubes have to be added to all transistors on these paths. It is critically
important however to note that, under CNT- variations, the critical path may be different
for every fabricated instance of the same circuit and for each instance a new path(s) can
become critical.
In this chapter, we thus propose to add the optimized number of redundant tubes to
transistors only in all potential critical paths (ROCP – Redundancy only in all critical
paths), identified for a given failure rate in the presence of specified variation. An efficient
method is proposed to identify all paths that can become critical under CNT variations. Our
approach, ROCP, minimizes the increase in power due to tube redundancy and very
importantly, retains the yield enhancement achieved with all-transistor CNT redundancy
[41] (RAF). Addition of redundant tubes can increase circuit area and that potential increase
has to be included in the evaluation. Most of the published papers only evaluate the increase
in channel area due to tube redundancy [43] and not the increase in the total circuit area.
When redundant tubes are added, the overall standard cell area may also be impacted, but
not necessarily.
We evaluate the proposed approach for delay, static power as well as area and yield on
a set of ISCAS’85 benchmarks. We design the benchmark circuits using (i) Uncorrelated-
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CNFETs and (ii) Correlated-CNFETs, and for two layout styles: (i) Conventional CMOSstyle layout and (ii) Staggered-style layout [44].

5.2 Chapter Contributions

● Design strategy to add redundant tubes only to transistors in paths that are statistically
evaluated as critical (𝑃d% - paths possibly critical). Due to reduction in the number of
redundant tubes being added, static power dissipation is reduced. This strategy results
in significantly reduced static power dissipation but the same yield and performance as
compared to adding redundancy to all FETs (RAF). The usually allowed delay increase
(tolerance) under variations, will also be reduced.
● An efficient method for identifying all potential paths that can become critical 𝑃d% ,
under statistical critical path delay variation using limited runs of Monte Carlo (MC).
● Evaluation of two correlated-CNFET based standard cell layout styles, conventional
CMOS-style and staggered, for increase in circuit area due to tube redundancy.
● In depth analysis and comparison of performance and delay limited-yield, under CNT
variations, for CNFET-based circuit in two standard cell layout styles, Conventional
CMOS and Staggered styles with different degrees of CNFET correlation

To the best of our knowledge, this is the first work to propose optimized CNT
redundancy added only to CNFETs in all potential critical paths, 𝑃d% , for static power
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minimization under CNT variations. Our approach minimizes power without degrading
yield and increase in circuit delay. Please note that all benchmark results are compared to
RAF (redundancy in all FETs) approach at the path level, as other works present only
results for a large number of individual CNEFTs and not actual benchmarks
The rest of the chapter is organized as follows: Section 5.3 gives a background on
CNFET delay and static power evaluation, and CNT correlation. A statistical approach for
critical path analysis using Monte Carlo simulation is described in Section 5.4. Our
proposed approach, ROCP (Redundancy only in all critical paths) is described in Section
5.5. A fast method to identify all possible statistical critical paths is presented in Section
5.6. Section 5.7 discusses the area overhead evaluation of two correlated-standard cell
layouts. The results and major conclusions are presented in Section 5.8 and 5.9,
respectively.

5.3 Background

We use Monte Carlo (MC) simulations to evaluate the power, performance and delaylimited yield of the CNFET- circuits. The MC simulates the fabrication of thousands of
chips. Doing MC before fabrication of a “real” chip may be computationally intensive on
more complex circuits, but still far better than making costly design mistakes.
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5.3.1 Delay and Static Power evaluation
The delay and static power dissipation in a CNFET depend on its tubes’ ON currents
(ION_CNT). ION_CNT depends on the threshold voltage, Vth and Vth depends on the tube
diameter [45][46]. Therefore, both delay and power depend on the number of tubes and
their diameters. The delay of a CNFET is calculated using (5.1) [10],
𝑻𝑷𝑫_𝑭𝑬𝑻 =

𝑪𝑳 ∗ 𝟎.𝟓∗𝑽𝑫𝑫
𝑰𝑶𝑵_𝑭𝑬𝑻

(5.1)

where, CL is the load capacitance, VDD is supply voltage and ION_FET, is the summation of
ON currents of all s-CNTs (ION_CNT), remaining in the channel after m-CNT removal. The
drive current is calculated using the circuit-compatible CNFET model presented in [45]
and validated in [10] using HSPICE. It includes non-idealities associated with CNFETs.
The delay of CNFET-based circuit is defined by the critical path delay. Critical path is
the longest sensitizable path under statistical delay model, in which each path has a delay
distribution due to the presence of CNT variations.
The static power consumed by each FET is directly proportional to the number of sCNTs (n) in the channel (n * ION_CNT * VDD). The total static power consumption of the circuit
is the sum of power dissipation in all individual logic gates in the circuit.

5.3.2 CNFET Channel Area Evaluation

The channel width (Wg) of a CNFET with a CNT diameter, DCNT, n number of CNTs
in the channel, and a CNT-pitch, S, is calculated using (5.2).
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Wg= (n-1)S + 𝐷%&'

(5.2)

In this work, we model 32 nm technology and to overcome inter-CNT screening effects, S
of 4 nm is used.

5.3.3 Metallic Tubes

To model the CNFET circuit fabrication process, we assume VLSI-compatible m-CNT
removal technique [11] in which the undesired m-CNTs are etched by electrical breakdown
due to self-heating when sufficient source-drain bias is applied. This process removes
≥99.99% of m-CNTs vs. ≤1% of s-CNTs. With its good accuracy we assume all m-CNTs
and no s-CNTs are removed during the m-CNT removal process. We assume the
percentage of metallic tubes (Pm) initially present and later removed in the range of 0-10%
[11][47], considering the recent advances in CNT growth techniques.

5.3.4 CNFET Correlation

Transistors sharing the same set of tubes are called correlated and exhibit identical
current driving capability. The correlation is achieved when the CNTs are long enough to
cover more than one transistor [40]. In [40] CNTs are grown between Fe catalyst strips on
a quartz substrate and later transferred to Si substrate. Transistors with individual sets of
tubes are called uncorrelated, as shown for example in Fig. 21. To avoid correlation, CNTs
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must be shorter to cover only one transistor. Tube length is controlled by the growth time.
To model the transistor correlation, we assign the same set of CNTs to all transistors that
are to be aligned in the layout of a standard cell.

Fig. 21. Correlated CNFETs sharing the same set of tubes and uncorrelated CNFETs with
individual sets of tubes.

All these correlated transistors are represented by the same delay in our MC simulations.
For the uncorrelated transistors case each transistor will be assigned randomly a set of tubes
and will have a different delay.

5.3.5 Definitions

A few important terms used in the paper are defined below.
i. Ideal Critical Path Delay,𝑇‹x_\xtvs : The critical path delay assuming all CNTs in all
transistors are semiconducting and with the same diameter. Ideal critical path delay is
calculated assuming CNT density of 250 CNTs/µm [48], with a mean diameter of 1.5
nm.
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ii. Functional Yield: The ratio of the number of CNFETs with at least one s-CNT in the
channel (functioning) to the total number of transistors.
iii. Delay Degradation Tolerance, DT: DT is the allowed increase in a circuit delay beyond
the ideal critical path delay(𝑇‹x_\xtvs ). We established a limit for delay degradation
which in this paper is initially set to be 1.3X. A circuit does not satisfy the delay criteria
if its delay is above the tolerance limit DT. Such a circuit will be considered as nonfunctional in the calculation of the delay-limited yield [28].
iv. Delay-limited Yield, YD: The number of functional circuits, subject to fabrication
variations and the initial presence of m-CNTs, is equal to the number of circuits with its
critical path delay smaller than a given delay degradation tolerance, DT. YD is calculated
using (5.3),
Y) =

•T. TX BCDBECFG HCFI NOQPR J ()1 ∗ 'Ž•_••‘’“ )
”TFPQ UT. TX BCDBECFG

(5.3)

where, DT is in the range of 1.05 X - 1.3 X.

5.4 Monte Carlo Simulations

To perform MC simulations, we start with creating a large population of CNTs within
a diameter range of 1-2 nm, represented by a Gaussian distribution (µ=1.5 nm and 3σ=0.5
nm). The CNT population includes semiconducting tubes and the assumed Pm between 010% [11] metallic tubes. Metallic tubes are randomly distributed in the generated CNT
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population. For each benchmark circuit we build and test its 10,000 instances. Based on
multiple evaluations we performed, 10,000 samples were sufficient to generate stable
results in the investigated benchmarks using our approach. Larger circuits may require
larger MC sample size. The p- and n-channel CNFETs are built by randomly choosing
CNTs from the previously generated CNT population. To build logic gates using
uncorrelated-CNFETs, each transistor in the gate is assigned a randomly chosen set of
CNTs. For building gates using correlated-CNFETs, we randomly choose a set of CNTs
and the same set of CNTs is assigned to all correlated transistors as shown in Fig. 22 for
an XOR2 gate. Each instance of CNFET-based circuit is built by randomly assigning the
gates, from the gate distribution, to the circuit. Next, a critical path or paths are extracted
and the statistical circuit delay is evaluated [39].

5.4.1

Statistical Critical Path Delay Evaluation

In this approach, each gate in a circuit is randomly assigned a delay value from the gate
delay distribution generated using diameter and the number of tubes variations. All multiinput logic gates in the circuit are decomposed to sequentially cascaded 2-input gates to
enable faster evaluation. We assume that all gates are minimum size as gate sizing is not
the focus of this paper. Next, the longest path (or paths) are identified based on delays
assigned to gates. So, it is possible a different path is critical. For each circuit instance a
distribution of circuit delays is generated and only the circuits with delay smaller than the
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given delay limit are accepted as delay-limited functioning circuits. In our statistical
evaluation we set the maximum acceptable delay to be equal to the ideal delay multiplied
by a factor that we call delay tolerance factor. In our research we start with the tolerance
factor equal to 1.3 and later show that it can be reduced with still maintaining an acceptable
yield.

5.5 Methodology - Redundancy only in Critical Paths

Redundancy is often used to improve failure tolerance, but it is important to add just
enough redundancy to meet a given goal while balancing the increase in power dissipation.
The minimum number of required redundant CNTs ( 𝑁Y_[\] ) in a transistor to achieve a
failure rate below 0.001% is calculated using (5.4) [26].
𝑁Y_[\] = 𝑙𝑜𝑔 (

10b5
de

)

(5.4)

The calculated NR_min is referred to as the minimum redundancy throughout the chapter.

5.5.1 Need to identify all critical paths under variations

To reduce delay, we previously added pre-calculated minimum redundant tubes to all
transistors in the circuit [41] (RAF). This reduced critical path delay by up to 10%, but
unfortunately increased the average power dissipation by nearly 8%, in a set of ISCAS’85
benchmarks [41]. To limit the increase in power, and maintain the reduction in circuit
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delay, we propose to add redundant tubes only to transistors in gates on the critical path.
Redundancy in a limited set of transistors leads to lower power dissipation as compared to
redundancy added to all transistors.
However, like variations in CMOS technology, CNT-specific variations cause different
critical (longest delay) paths in fabrications of the same circuit. For example, let us consider
two instances of a sample circuit, shown in Fig. 22 with Pm = 10%. The delay of every gate
instance

Fig. 22. Two instances of a sample circuit showing the change in critical path delay and the
critical path itself under CNT diameter and tube count variations.

varies due to variation in the number of s-CNTs and therefore, the value of ON currents.
We represent the total number of s-CNTs present and m-CNTs removed by a (s, m) pair,
respectively. There is a critical path (in red) in sample instance-1 with two gates (in green)
of the same (s, m) pair, but different delays. This is due to variation in CNT diameter. In
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instance-2 of the sample circuit, an additional critical path shows up due to the presence of
CNT variations. This example demonstrates that the number of critical paths and the
critical path delay can vary between circuits fabricated based on the same design.
Therefore, adding redundancy during the design phase only to transistors on critical
paths, identified based on design simulation using typical transistors parameters, would fail
to speed up critical paths that can emerge in fabricated circuits due to variations. It is thus
required to add redundancy to all potential critical paths to speed up all instances of the
fabricated circuit. Only if all potential critical paths in a circuit are identified and
redundancy is added to them during the design stage, can we expect with a given
probability that critical paths in all fabricated circuits have delays within assumed delay
tolerance. To the best of our knowledge, this is not addressed in any of the published
research on statistical evaluation of CNFET-based circuits.

5.5.2 Design Methodology

To accumulate the list of all possible paths that can become critical under specified
variations, N number of MC simulations are first run. The flow of the proposed design
methodology to generate the required number of (N) instances of a circuit with ROCP is
shown in Fig. 23. The required number of simulations, N, depends on the size and the
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complexity of the circuit under design. The gate-level netlist is used as an input together
with the previously generated distribution of gate delays under CNT variations.
We perform statistical critical path evaluation [39] and use the MAP container function
in MATLAB to track every unique critical path (CP) detected. After all potential critical
paths are identified over N iterations, the minimum number of redundant tubes per
transistor, NR_min , calculated for failure rate of 0.001%, need to be added to all critical path
transistors.

Fig. 23. ROCP design methodology with adaptive optimization

In a straight-forward approach, another N number of MC simulations are run on the circuit
with this added redundancy. For all tested benchmarks, it was observed that the set of
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critical paths identified with added redundancy, is the same, as the set identified with no
redundancy when Pm ≤ 10%.
For example, in ISCAS’85 C432 benchmark circuit, there are 36 inputs and 7 outputs,
for a total of 252 in-out paths (Number of ways a signal can travel from any input node to
any output node). However, as shown in Table 5, only 19 of these in-out pairs are
repeatedly critical in 10,000 (N) instances of the circuit when Pm =10%. MC simulations
are performed to identify all these statistical paths and the number of their occurrences.
Any path with a non-zero probability of being critical in any MC iteration is identified as
one of the statistical critical paths. The probability of occurrence of a critical path, P(CP),
is the ratio of the number of occurrences of a given CP, to the total number of occurrences
of all possible critical paths. The sum of probabilities of path occurrence for all statistical
critical paths in a circuit is 1. In our approach, critical paths with less than 0.001 probability
of occurrence are ignored to reduce runtime. The P(CP) of all potential critical paths with
no redundancy and with minimum redundancy added are compared in Table 5. The path
depth and CNT variations both contribute to a path being critical. Please observe that no
new path becomes critical after the addition of the minimum redundancy. This implies that
in fabricated circuits under the assumed variations and with Pm≤ 10%, the set of potential
critical paths without added redundancy remains the same after the redundancy is added.
However, the probability of occurrence of a critical path, P(CP), can vary.
This is because the reduction in critical path delay due to added redundancy needs to
be at least equal to the minimum possible gate delay in the circuit to allow paths with lower
path depths to become critical. Based on our evaluation, the reduction in critical path delay
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(ns) with pre-calculated redundancy (NR_min), a failure rate of 0.001%, and Pm=10% does
not exceed twice the minimum gate delay without redundancy. Hence, the paths with lower
path depth (less than 9 for C432 in Table 5) remain non-critical. With improving CNT
selective growth process, we expect Pm to reduce further. Hence, it can be expected that
for future technology non-critical paths remain non-critical after adding redundancy to
previously identified critical paths.
Table 5: Critical Path Statistics for ISCAS’85 C432

It is important to note that, with the changing P(CP) of the critical in/out pairs, the total
number of path occurrences with redundancy is reduced as indicated by the red arrow in
Table 5. Therefore, paths become critical less often when there is minimum redundancy. It
was also observed that the critical paths with high P(CP) under no redundancy remain
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highly probable under added redundancy as highlighted by the red dotted lines. (A reason
specific to this benchmark causes lower P(CP) for paths of depth 10.)

5.5.3 Need for fast critical path accumulation

Using the straight-forward approach to generate the list of all possible critical paths and
a distribution of delays, we would need to perform N number of MC simulations twice for
each circuit under design. MC simulations, however, are very time intensive. From our
multiple MC experiments on a set of ISCAS’85 benchmarks, we observed that while
generating the distribution of the statistical critical path delay requires a large number of
iterations for proper convergence, all possible statistical critical paths can be identified in
much fewer iterations, as shown in Fig. 24 for the C432 benchmark. For verification, the
19 possible critical paths (Table 5) were first identified using a large number of MC
simulations (red). However, if the critical path enumeration is closely monitored (black),
the 19 paths can be identified in a much shorter time (less than 40 iterations for this
benchmark). Therefore, we use convergence monitoring as a stopping criteria in MC for
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generating a MAP of all possible critical in/out pairs. This approach will help identify all
the potential critical paths in far fewer iterations.

Fig. 24 Statistical critical path count in C432 benchmark obtained using MC simulations

5.6 Adaptive Monte Carlo for Fast Critical Path Identification

We start by identifying all potential critical paths under specified variations with no
redundancy. To speed up this process, we check the cumulative critical path count after
each iteration. When the path count does not increase over a dynamically-determined
number of iterations, we assume all likely critical paths have been found.
Specifically, if the previous iteration added new critical paths but the current iteration
did not, we store the current iteration number in the Discard_itr (D_itr) parameter. We set
parameter MT (total number of monitoring iterations) to 10 * D_itr. If the critical path count
remains unchanged after a further MT number of iterations, we consider the path counts to
be converged and halt the monitoring. Otherwise, D_itr is reset and MT is recalculated. The
number of iterations required for the critical path count to converge is called the
accumulation iterations, AT.
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We then simulate the required N instances of the circuit with added redundancy (ROCP)
for all critical paths identified during the first AT iterations (indicated with the dark arrows
in Fig. 23). The total number of MC iterations in our approach can thus be represented as:
AT + MT + N. For example, using a straight-forward approach on the C432 benchmark,
20,000 MC iterations (1452.3s) would be required: 10K (707.5s) to identify all potential
critical paths and another 10K (744.8s) to generate circuit instances with added redundancy
for delay evaluation. However, using our approach, we will only be performing 10,407
(794.1s) iterations (37 accumulation iterations (AT) to collect the 19 statistical critical paths,
370 monitoring iterations (MT) and 10,000 iterations (N) to generate the distribution. These
additional runs (AT+MT) for identifying potential critical paths are dynamically added hence
termed adaptive optimization.
The critical paths accumulated using this approach are in good agreement with the
critical path data identified using a larger number of MC runs.
5.7 CNFET Correlation

In this section we consider the impact of correlation between CNFETs on area at
the gate-level, and yield. The directional growth of CNTs was shown to enable CNFET
correlation and improvement in functional yield of 26.5 X [40] over uncorrelated CNFETs
when evaluated on a large number of transistors. In this research, for the first time,
performance and yield of benchmark circuits, not just a large number of individual
transistors, are compared for uncorrelated and correlated CNFETs. For comparison we use
our proposed fast ROCP approach on two layout styles. In CNFET correlation, we assume
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that all CNTs are of equal length and long enough to completely cover all the transistors
within a correlated group [49]. We analyze conventional CMOS-type layout shown in Fig.
25(a) and a staggered layout [44] shown in Fig. 25(b). Both layouts represent an XOR2
gate drawn using the Cadence Virtuso tool. The layouts are considered only for area
evaluation. As concluded in [44] and confirmed in our research, the staggered layout style
seems better suited for CNFET specific imperfection-immune standard cell design.

(a)

(b)
Fig. 25. (a) XOR2 gate in conventional CMOS-type layout with PU and PD networks separately
correlated (b) XOR2 gate in staggered layout style with PU and PD transistors correlated as a
group.
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(i) CMOS-type Correlated-layout: In this layout style, Pull-up (PU) and Pull-down
(PD) CNT stacks are aligned vertically as shown in Fig. 25(a). All the p-CNFETs share the
same set of CNTs (set-1). Similarly, all n-CNFETs share a set of tubes (set-2) but not the
same set as the p-type group.
(ii) Correlated-Staggered layout: In the staggered layout topology, PU and PD are
aligned horizontally as shown in Fig. 25(b). The intra-cell routing is modified as required
to incur a minimum increase in area. All p-CNFETs and n-CNFETs share the same set of
CNTs.

5.7.1 Validating Yield Enhancement in Correlated-gates

According to Zhang et al.[40], theoretical expression of CNFET failure probability (PF),
the functional yield of CNFETs is improved with increasing transistor width (increased
number of CNTs) and with an increased number of correlated CNFETs. In this work, we
compare the failure probability of logic gates using uncorrelated and two correlated styles.
As an example, we present here results for PF of all logic gates occurring in 10,000
instances of C432 benchmark with all transistors having a channel width equal to 40 nm
and with Pm = 10%. Based on multiple evaluations we performed, PF is zero for wider
CNEFTS (>50 nm) when Pm=10%. Therefore, 40 nm transistor width is chosen to present
the impact of correlation on a non-zero failure probability. We assume uniform CNT
density and a CNT diameter of 2 nm, and the results are presented in Table 6.
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Table 6: Reduction in Gate Failure Probability in C432 Circuit due to Increasing Transistor
Correlation when Pm=10%

PF (gates)
Wg
40 nm

Uncorrelated

Correlated-CMOS type

Correlated-Staggered

2.6 x10-6

1.5 x10-6

1.09 x10-6

Please remember that the number of transistors in a correlated set in the staggered
layout is twice the number of transistors in a correlated set in CMOS-style. Having that in
mind we can observe that the failure probability is decreasing with the increasing number
of transistors in the correlated set as shown in Table 6. These results, however, represent
only the functional yield, not delay-limited yield, for a large number of individual,
unconnected gates with transistors organized in correlated groups to model two different
layout styles.

5.7.2 Gate area with added redundancy

The two layout styles are evaluated to show that adding redundancy can be
implemented at no additional area cost using either of them. When redundant tubes are
added, the increase in channel area does not necessarily result in an increase of the standard
cell area. The number of tracks (T) is the conventional metric of a standard cell height. The
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track height is decided based on height of the largest used standard cell. XOR2 is the largest
gate occurring in all benchmarks investigated in this paper. We use 32 nm technology node
[2] and the two layout topologies are compared in terms of number of tracks (T). For
simplicity and quick evaluation, we are using the MOSIS scalable CMOS submicron rules
[50].
Typically, in CMOS, two sets of standard cells are designed, one with 12 tracks for
high performance and another with 9 tracks (~9T) for high density. Since, we are not
focusing on gate sizing, we use the minimum and equal sized p and n-CNFETs for a highdensity design. The height of the standard cell is set based on the number of tracks, T. A
track is the sum of the minimum width and spacing of a metal line M1 or M2. We use a
M1 pitch of 112 nm (7λ) from Intel’s 32 nm technology design rules [51], in terms of λ
(1T = 7λ). For this area analysis we assume all CNTs are 2 nm in diameter.
For an XOR2 standard cell, 5.3T height (37.75λ = 11.75λ channel + height of other
layout objects + spacing between routing layers) is needed using the staggered layout
topology, which is rounded off to 6T for ease of fabrication. The CMOS-type topology
requires 6.7T height (47.5λ) rounded off to 7T. When the pre-calculated minimum
redundancy, NR_min, is added, the channel height increases by +1.12λ. This results in 5.5T
for staggered topology and 6.9T for CMOS-type layout. It is important to note that 5.5T
and 6.9T is within the 6T and 7T limit, respectively. Hence, the added minimum redundant
tubes will not impact the overall standard cell area for both considered layout types.
However, if a larger number of tubes are needed for gate sizing, the staggered layout
topology is a better choice because, when an additional track is needed, two tracks will be
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required in CMOS layout style. One for PU expansion and another for PD expansion. This
will result in additional cell height of 14λ. The staggered layout on the other hand, will use
only one added track (7λ) that can be shared between the PU and PD stacks. Since, the
overall increase in total area is the same for both the layout topologies with added
redundancy, the staggered style is therefore better for area in CNFET circuit design with
minimized area from modified intra-cell routing [44].

5.8 Experiment Results

Our design methodology is programmed in MATLAB using distances (previously
graphallshortestpaths) function, available in the MATLAB toolbox to find the critical
paths in a circuit. 10,000 MC simulations are used to test a set of ISCAS’85 logic
benchmark circuits. They include all primitive gate types: BUF, INV, AND, NAND, OR,
NOR and XOR. All experiments were performed on a single core Intel (Broadwell, IBRS)
CPU at 2.2 GHz with 24 GB RAM.

5.8.1 Redundancy only in critical paths vs. in all FETs

Fig. 26 shows the results of MC simulations of the critical path delay distributions and
the delay-limited yield. Fig 26(a) shows the critical path delay distribution in C432
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benchmark circuit for uncorrelated CNEFTs with no tube redundancy. Fig 26(b) for RAF
and Fig 26(c) for ROCP. With redundancy added only to transistors in the critical paths
(ROCP) we want to verify that the circuit performance enhancement already achieved with
the redundancy added to all transistors (RAF) is not compromised. The delay distribution
with no redundancy (Fig. 26(a)) is completely contained between 1.1X and 1.3X delay
degradation tolerance limits. If we add the pre-calculated optimized number of redundant
tubes to all circuit transistors, the critical path delay decreases as shown in Fig 26(b) for
RAF. The shift to the left shows reduction in the mean critical path delay and, please notice,
99.6% delay-limited yield with only 5% (1.05X) delay tolerance. When the same optimized
number of redundant tubes is added but only to CNFETs in all critical paths, as shown in
Fig. 26(c), the delay distribution stays within the same delay range as RAF from Fig. 26(b).
Note the 99.5% delay-limited yield achieved with 5% (1.05X) delay degradation tolerance
using ROCP, which is almost the same as for RAF. It is also interesting to note the
decreasing standard deviation, σ (STD), of the delay distribution in ROCP as compared to
RAF.

(a)
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(b)

(c)
Fig. 26. Statistical critical path delay distribution for C432 when Pm=10%.

(a) No redundancy

(b) RAF (c) ROCP

Therefore, a greater number of circuits have critical path delay closer to the mean critical
path delay as compared to all CNFETs with redundancy, RAF. Table IV gives the results
for the circuit performance enhancement and delay-limited yield for other ISCAS ’85
benchmark circuits comparing our ROCP approach against RAF. Please observe that
ROCP retains the critical path delay reduction and delay-limited yield improvement
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achieved with RAF, showing improved variation tolerance. Our limited redundancy
approach can thus be used to reduce power with improved performance.

5.8.2 Power Savings with Critical Path Redundancy
Fig. 27 shows the total circuit static power vs. critical path delay of C432 benchmark
when Pm=10% for ROCP and RAF. In RAF (yellow), all the FETs have the same initial
number of tubes and therefore circuits have more similar power dissipation and hence
smaller spread. Please observe that the lower and upper delay limits of the distribution (xaxis) are similar for the ROCP and RAF cases. However, ROCP results in an average power
reduction of 7.3% when compared to RAF. Therefore, ROCP can reduce the power
dissipation in circuits without degrading the circuit performance. The average increase in
circuit static power when CNT redundancy is added to transistors (for both cases of RAF
and ROCP) for other ISCAS’85 benchmarks is shown in Fig. 28 with Pm = (a) 5% and (b)
10%. It is compared to the no-redundancy case (represented by the red line). The average
power savings (% difference between the two peaks) obtained with ROCP compared to
RAF is shown on the secondary Y-axis in Fig 28. In C2670 benchmark, the average total
power for ROCP is almost equal to the reference case power without redundancy. This is
because for Pm ≤ 10% that circuit has only one critical path. Therefore, the increase in
power due to redundancy is minimal since gates on only one path have redundant tubes.
Please observe an average reduction of 7.3% in the total power for ROCP as compared to
RAF with Pm=10%.
80

Critical Path Only Tube Redundancy

Chapter 5

Fig. 27. Total circuit static power vs. delay in C432 benchmark for RAF and ROCP

(a)
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(b)
Fig. 28. Power savings obtained with ROCP compared to RAF. Power minimization of (a)up
to6.7% when Pm = 5% and (b)up to 8.3% when Pm = 10% Pm = 10%.

This is an important observation: we improved the critical path delay at no or minimum
expense in power.
To capture the combined impact of our ROCP strategy on circuit delay and power,
Table 7 shows the Power Delay Product(PDP) in a set of ISCAS’85 benchmarks. The PDP
with ROCP for Pm=10%, is reduced by an average of 6.52%, as compared to the RAF
approach.
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Table 7: Power-Delay Product of ROCP vs. RAF
PDP (nJ)
ISCAS'85

% Reduction in
Pm%

Benchmark

Proposed
PDP using ROCP

RAF
ROCP
5%

0.0043

0.0042

3.31%

10%

0.0044

0.0042

4.01%

5%

0.4719

0.4510

4.41%

10%

0.4706

0.4376

7.00%

5%

2.2085

2.0836

5.66%

10%

2.1968

2.0300

7.59%

5%

2.6355

2.5230

4.27%

10%

2.6206

2.4539

6.36%

5%

9.2617

8.6588

6.51%

10%

9.0805

8.3830

7.64%

Pm=5%

4.83%

Pm=10%

6.52%

C17

C432

C880

C1355

C2670

Average savings in PDP
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Table 8: Critical Path Delay and Delay-Limited Yield in ISCAS ’85 Benchmarks with Declining
Tolerance Limit, DT (1.3X-1.05X)

BM

Pm

YD (%), No tube redundancy

YD (%), Redundancy in

YD (%), Redundancy only in all

(NR)

all FETs (RAF)

critical paths (ROCP)

Mean

Mean1.15

(%)

-CP

1.3X

Delay

(%)

X

X

C17
C432
C880
C1355

CP

1.3X

1.05X

`CP

1.3X

(%)

Delay

(%)

X
(%)

(%)

(ns)

C2670

1.15
Delay

(%)

Mean-

1.05

(%)
(ns)

1.15

1.05

X

X

(%)

(%)

(ns)

5%

0.094

100

99.2

78.

0.09

100

100

100

0.09

100

100

100

10%

0.101

100

85.1

0

0.09

100

100

96.3

0.0923

100

100

95

5%

0.275

100

99

43

0.25

100

100

100

0.257

100

100

100

10%

0.291

100

86.7

0

0.26

100

100

99.6

0.263

100

100

99.5

5%

0.591

100

98.6

60

0.55

100

100

100

0.558

100

100

100

10%

0.623

100

80.3

0

0.56

100

100

97.8

0.568

100

100

97.1

5%

0.488

100

97.9

57

0.45

100

100

100

0.455

100

100

100

10%

0.515

100

73.2

0

0.46

100

100

99.9

0.463

100

100

99.9

5%

0.779

100

99.1

49

0.70

100

100

100

0.708

100

100

100

10%

0.871

100

85.3

0

0.71

100

100

99.6

0.718

100

100

99.4

5.8.3 Delay-limited yield: Uncorrelated v. Correlated CNFETs

The critical path delay improves with added redundancy as previously shown in
Fig. 27. Increasing correlation among unconnected CNFETs also improves the functional
yield [40]. Our next simulations investigate delay-limited yield without redundancy using
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uncorrelated and correlated CNFETs at circuit level. Fig. 29 shows the statistical critical
path delay distributions of C432 circuit with Pm=10% and no redundancy using (a)
uncorrelated (b) CMOS-type correlated, and (c) Staggered correlated style topologies.
Uncorrelated CNFETs show the highest delay-limited yield of 97.1% under a delay
tolerance of 1.15X (Fig. 29(a)). It must be observed that with increasing correlation among
CNFETs, the delay-limited yield and critical path delay variation are degraded. This is
evident from the increased standard deviation in correlated CMOS-type layout (Fig.29(b)yellow) and even higher increase in Staggered-correlated style (Fig. 29(c)-green). In cases
when there are many metallic tubes (that had to be removed) in the set of tubes used to
correlate a group of CNFETs, the performance of all CNFETs in the group will be
degraded. However, in case of uncorrelated transistors, if a set of tubes in one transistor
had many removed m-CNTs, only this specific CNFET has degraded performance, while
other CNFETs will not necessarily exhibit degradation. The probability of all uncorrelated
transistors having initially a large and similar number of m-CNTs is very low. Therefore,
circuits with uncorrelated CNFETs have a narrower delay distribution and a higher number
of instances with mean delay value. Also, please note that the number of all statistically
potential critical paths increases with increasing correlation. Our fast adaptive optimization
technique successfully identifies all new paths dynamically (#MC trials).
We also compare the average delay-limited yield among two layout styles with two
different levels of transistor correlation and with added redundancy for a delay tolerance
of 1.05 X - 1.1 X. The results presented in Table 9 are an average of all the investigated
ISCAS’85 benchmarks. In Fig. 29, the delay-limited yield (YD) degrades with increasing
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degree of correlation (p-type and n-type groups in CMOS-style and all p-type and n-type
transistors in one group for Staggered) among transistors at the circuit level. In Table 9, we
show that our proposed ROCP approach can improve the YD% to >98% with only 10%
increase in allowed delay tolerance (DT = 1.1 X) as compared to circuits having no
redundant tubes, even under increased correlation among CNFETs. In Fig. 30 we show the
combined impact of redundancy and correlation in CNFETs on average critical path delay
variation (σ/µ). Please note that the average critical path delay variation in investigated
benchmarks increases by an average of 1.8 X with increased correlation in Fig 30.

Table 9: Average Delay-limited Yield compared by Correlation Style In Investigated ISCAS ’85
circuits (PM=10%)

Delay-limited Yield (YD%) by Correlation style

Uncorrelated

Correlated-CMOS type
(n-type and p-type

Correlated-Staggered
(n-type and p-type in one
group)

group)
DT

1.1X

NR

12%

ROCP

100%

1.05

1.1X

1.05X

1.1X

1.05X

5%

11%

2%

10%

1%

96%

100%

71%

98%

41%

X
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However, with added redundancy the variation in critical path delay reduces as
compared to no redundancy, and the difference between RAF (red) and ROCP (green) is
almost negligible in both layout styles. The improvement in delay variation achieved with
RAF is retained using our ROCP approach (similar σ/µ) using uncorrelated and both
correlated layout styles.

Fig. 29. Statistical critical path delay distribution using (a) Uncorrelated (b) CMOS-type
Correlated, and (c) Correlated-staggered style CNFETs in C432.
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Fig. 30. Average critical path delay variation in ISCAS’85 benchmarks with and
without redundancy compared by increasing correlation with Pm=10%

5.9 Chapter Conclusions

This chapter proposes to add redundant tubes only to CNFETs in all potential critical
paths (ROCP). It reduces the increase in the static power dissipation without degrading the
delay-limited yield as compared to all transistor redundancy (RAF). The ROCP approach
improves timing and reduces the increase in power due to redundancy to at most 2%. This
is achieved with less than 0.2% (average) change in delay-limited yield as compared to
RAF approach and no increase in circuit area in all tested ISCAS’85 benchmarks.
With our fast and efficient methodology of identifying critical paths emerging under
CNT variations, we are able to capture up to 99.99% of all possible critical paths that can
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exist in all circuits fabricated based on the same design. On the other hand, our results
show that correlation in CNFETs

increases variation in critical path delay because of

shared performance degradation among CNFETs in correlated groups. Therefore, though
the functional yield is improved, the delay-limited yield and circuit performance with
CNFET correlation is degraded. Hence, we suggest using uncorrelated CNFETs in the
design of logic gates to enhance delay-limited yield. The savings achieved in PDP with
ROCP, are promising for the design of CNFET based circuits when high yield, high
performance, and low power consumption are expected.

89

CNT Length Variation

Chapter 6

Chapter 6

CNT Length Variation
This chapter is published in IEEE-NANO, 2020.
S. K. Vendra and M. Chrzanowska-Jeske, “Carbon Nanotube Length Variation in Correlated
CNFETs,” in 2020 IEEE 20th International Conference on Nanotechnology (IEEE-NANO), Jul.
2020, pp. 57–61. doi: 10.1109/NANO47656.2020.9183538

6.1 Introduction

The influence of the two major variations, tube diameter variation and variation of the
number of tubes in a gate channel, has been studied extensively considering uncorrelated
and correlated transistors [25][52][23][53][28][35]. When two or more FETs share the
same CNTs and exhibit identical behavior, they are said to be correlated in the direction of
CNT growth. The CNFET correlation was shown to improve functional yield [53][40] in
the presence of diameter and tube number variations.
Previously published evaluations of correlated transistors [40][42] were based on
theoretical analysis and experimental results for large numbers of individual CNFETs.
They assumed that all tubes in each correlated group of CNFETs had the same length, long
enough to cover all correlated transistors. Wang et. al [42], proposed a miss-alignment
immune layout design for CNFETs using tube correlation. Zhang et. al [40] and Lin et al.,
[52] analyzed unconnected transistors, perfectly correlated within the given fixed length of
tubes.
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(a)

(b)

Fig. 31. (a) Ideal (Case(i)): All CNTs are equally long and cover channels of all the CNFETs in
the direction of CNT growth (b) Actual (Case ii): CNFETs with varying CNT lengths in the
direction of CNT growth

To perform chip level analysis Lin et al., [52] analyzed 1M transistors. In this
chapter we present Monte Carlo Simulations (MC) run on a large number of unconnected
transistors and on various ISCAS benchmarks. Our results agree with the theoretical
expressions in [52] and [53] showing improvements in functional yield with the increased
number of perfectly correlated CNFETs. Assuming equally long CNTs means that there is
no variation in the length of the tubes. However, not all CNTs can be grown equally long
and therefore CNFETs might not be perfectly correlated due to variation in tube length as
shown in Fig.31 (b).
In this work, we also use MC Simulations to investigate the influence of variation in
CNT length on performance of a group of 1M CNT based transistors to compare with
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previously published results [40]. To evaluate gate delays we consider the variation in the
“ON” current, ION, of a CNFET. In previous chapters [39][41] ION variations are considered
to be caused by CNT diameter variation and CNT count variation. In this chapter, however,
we also include the variation in tube length. When the presence of CNT length variation is
included its impact depends on the number of correlated transistors with respect to the
distribution of the tube length. If the number of correlated transistors is equal to or smaller
than the number of CNFETs that can fit within the shortest length of tubes, there will be
no length variation and the functional yield will be improved. If the mean value of the tube
length is used to fit correlated CNFETs the tube length variation may reduce yield and
influence performance. The CNT length variation influences, in a notable percentage, the
total gate delay and reduces the improved functional yield in CNFETs with correlated
CNTs.
The rest of the chapter is organized as follows. Section 6.2 discusses the CNT
correlation and variation in CNT diameter and CNT counts. The influence of CNT length
variation on correlated CNFETs is described in Section 6.3 along with four choices of CNT
lengths analyzed. The results are presented and discussed in Section 6.4 with concluding
remarks in Section 6.5.
6.2 Background
6.2.1. CNT Diameter and Count Variations
The variation in “ON” current, ION, of a CNFET caused by CNT diameter and CNT
counts due to the presence of m-CNTs, (Pm%) is discussed first. Even a small percentage
92

CNT Length Variation

Chapter 6

of metallic tubes present has to be removed for proper CNFET operation. The diameter
variation is considered in the range of 1nm-2nm, represented by a Gaussian distribution of
µ =1.5nm and 3𝝈=0.5nm [10]. An initial presence of 10% m-CNTs (Pm%) that are removed
using the VMR process is considered [11]. We assume that all m-CNTs are completely
removed during the m-CNT removal process and for simplicity we assume that no
semiconducting CNTs are inadvertently removed. In reality a very small percentage of
semiconducting tubes might be removed but the percentage is so small that can be
neglected. These CNT variations establish a base case for functional yield analysis.
Transistor correlation is considered next for tubes that are long enough to cover more than
one CNFET.
6.2.2. Carbon Nanotube Correlation

Patil et al., [54] proposed the wafer scale growth of aligned single-walled carbon
nanotubes. In this growth process, highly aligned CNTs are grown horizontally on a quartz
substrate between Fe catalyst strips. The length of the CNTs essentially depends on the
spacing between the catalyst strips. Zhang et al., [40] took advantage of this directional
CNT growth
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Fig. 32 CNFET 1 and CNFET 2 are correlated in direction of CNT growth(x). CNFET 1 and
CNFET 3 are uncorrelated in the direction perpendicular to CNT growth(y).

and proposed aligned active layout styles and showed a functional yield improvement of
26.5X compared to uncorrelated CNT growth. The CNFETs aligned along the direction of
CNT growth are considered correlated and CNFETs perpendicular to the length of the tubes
are considered uncorrelated as shown in Fig. 32. The key idea in CNT correlation is to take
advantage of the correlation in both CNT count [53] and CNT type (m-CNT or s-CNT)
[52].
Under the assumed CNT variations, a CNFET will fail if all the CNTs under the gate
are metallic and need to be removed. In circuits fabricated with uncorrelated CNFETs, the
probability of failure of each CNFET is independent since all the transistors are
independent of each other. However, in correlated CNFETs with aligned CNT growth, if
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one CNFET fails, the entire row fails, as the same CNTs are shared among all the FETs
aligned in the direction of CNT growth. Therefore, the probability of a failing row is the
same as the probability of a single transistor failure in that row [40]. The functional yield
calculated [40] using uncorrelated CNFETs is given as,
Yield = 1-

]
\p1 𝑃—

(6.1)

where, N is the total number of independent CNFETs and PF is the failure probability of
CNFFET. The circuit level yield calculated using correlated CNFETs [40] is given as,
Yield = 1-KRPFR

(6.2)

where, PFR is the row failure probability of N transistors distributed in KR rows. Correlation
in CNFETs can thus help reduce the probability of failure in CNFET-based circuits by
N/KR times. Table 10 shows gate failure probability using MC simulations for uncorrelated
and correlated gates for C432 ISCAS’85 benchmark.

Table 10. Probability of Failure (PF) of Logic Gates When CNFETs Are Uncorrelated vs.
Correlated in 10,000 Instances of C432 ISCAS’85 Benchmark Circuit with Pm=10% and 40nm
Wide CNFETs

PF

Uncorrelated CNFETs

Correlated CNFETs

1.93 x10-6

3.87 x10-7
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6.3 Methodology

6.3.1 CNT Length Variation

Aligned-CNTs grown under controlled conditions can reach long lengths [55][56] up
to a micrometer [57][58] on average. Long CNTs can be used to fabricate correlated
CNFETs to improve functional yield as discussed in the previous section. The length of all
CNTs must be the same for all correlated transistors to have the same current driving
capability. This is an ideal case shown in Fig.31(a). Zhang et al., [40], assume a fixed CNT
length of 200µm.
Though CNTs reach long lengths, equally long CNTs cannot be grown on the substrate
due to early catalyst precipitation and varying CNT diameter [55]. Smaller diameter CNTs
are typically longer than the larger diameter CNTs. When the presence of CNT length
variation is considered, correlated CNFETs may not necessarily improve the circuit
performance and functional yield. Correlation coefficient which is a value between -1 and
1 is used by Zhang et al., [53] to show the relation between length of (x : direction of CNT
growth) CNTs and correlation in CNFETs. They presented a correlation coefficient of 0.9
in CNT count for a CNT length up to 6 microns based on experimentally extracted data.
Therefore, we performed our experiments assuming an average CNT length of 6µm. The
CNT length distribution is represented by µ= 6µm and 𝜎 =1.3µm. We then analyze the
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impact of CNT length variation on functional yield and total delay using four cases
mentioned later in this section.
We assume the 32nm technology node. Based on the assumed CNT length a given
number of CNFETs, N, are distributed in R number of rows. The maximum number of
FETs, Fr, that can be accommodated in a single row, r, in a standard cell design depends
on the length of the CNT, LCNT, the size of the transistor (3F) and the spacing between FETs,
Smin_FET and is given as,
𝐹u =

š/01
(3—›*œ•ž _Ÿ 1)

(6.3)

where, F represents the minimum feature size and is equal to 32nm in our experiments.

6.3.2 Cases Analyzed

Case (i) Ideal: All CNTs are equally long and their length is equal to an average CNT
length of 6µm as shown in Fig 34(a). A CNFET in this case will fail only if all channel
CNTs are metallic and will need to be removed.
Case (ii) CNT length variation: CNT length varies within the row according to the tube
length distribution as shown in Fig 34(b). The width of the row is equal to the mean CNT
length of 6µm. Failure of CNFETs in this case may be due to (a) all channel tubes being
metallic, (b) CNFETs, at the end of the row, with no CNTs left due to short CNT lengths,
(c) the combination of both.
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To reduce the number of CNFETs failing due to CNT length variation, the width of the
row (horizontal) can be chosen in many ways and two possibilities are analyzed here.

Case (iii-a) Min. CNT Length: The row width is equal to the shortest CNT length from
the CNT length distribution, as shown in Fig 33(a) and Fig 34(c). The number of rows R,
in this case where there is no tube length variation, required to place N transistors is larger
than R used in the first two cases.

Fig. 33. (a) Minimum CNT length from the CNT length distribution is chosen to decide the
maximum number of FETs in a row and improve reliability. (b)The CNT length chosen is equal
to µ-3𝜎 of the CNT length distribution. FETs with degraded performance may be formed in this
case.
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Case(iii-b) (µ-3𝜎 ) Length: The row width is chosen equal to the CNT length reached
by 90% of the grown CNTs (µ-3𝜎 ). This increases the number of CNFETs correlated in a
row compared to case(iii-a). The number of FETs that can fit this row width is greater than
in case(iii-a), but few FETs will have compromised performance due to possible missing
of tubes in the far right transistors as shown in Fig 33(b) and Fig 34(d).
The width of source and drain and the length of a channel, (S/G/D) together is given as
3F, where F represents the minimum feature size. We also assume Smin_FET equal to 3F.
Therefore, the total width assumed to be occupied by a cell with PU and PD pair along
with spacing between them is 0.12µm. In Case(i), the 𝐹 r is 50 FETs in a row with the CNT
length of 6µm as shown in Fig 34(a). In Case(ii) also, 𝐹 r is 50, but allowing variation in
CNT length within a row with the mean CNT length of 6µm as shown in Fig 34(b).
In Case(iii-a), 𝐹 r is decided based on the minimum CNT length from the CNT length
distribution. The number of rows required for distributing N transistors in this case is
greater than any other case, as all tubes are assumed to be of the minimum length. In
Case(iii-b) shown in Fig 34(d), the number of FETs in a row is decided based on a µ-3𝜎
value of the tube length distribution.
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Fig. 34. (a) Ideal case (b) CNT length variation (c) Min. CNT Length (d) (µ-3σ) Length

6.4 Experiment Results

In MC simulations we conducted, 32-nm technology node is considered with supply
voltage of 0.9V as projected by ITRS guidelines [2]. The analysis is done on a sample size
of 1M transistors, N= 1M. A CNFET channel width of 40 nm is considered with uniformly
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spaced CNTs and the optimum CNT-CNT spacing of 4nm [38]. 1000 MC simulations are
run to generate the total delay distribution. Results are presented as delay variation(𝜎/µ) of
1M transistors for length variation only (Case(ii)) and together with CNT count and
diameter variations (Total) as shown in Fig. 35. Please observe that CNT length variation
alone contributes about 30.2% to the total delay variation in the cases we analyzed.
Therefore, for correlated transistors it is crucial to consider the variation in the tube length
or limit correlation to the number of transistors that can all be covered with tubes of the
minimum length.
Variation in tube length also impacts the functional yield improvement achieved with
perfectly correlated CNFETs. The functional yield is calculated using the number of failing
rows [40]. The probabilities of row failures are given as PFR in Table 11. Variation in the
CNT count is probably the most important factor in the decrease of the functional yield of

Fig. 35. Variation (𝜎/µ) in gate delay due to individual CNT length variation(Case(ii)), and
together with Pm% =10% and CNT diameter variation(Case(i)). CNT length variation contributes
nearly 30% to ON current, ION variation in CNFETs.
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CNFET-based circuits. The variation in tube length further degrades the functional yield
as compared to constant average CNT length.
In our MC simulation we use the same number of transistors N = 1 M for all four cases.
Therefore, the number of transistors per row (or correlated transistors sharing the same set
of tubes.) is different in considered cases. Case (i) and Case (ii) have the same number of
transistors in each row (50), and in both Cases (iii-a) and (iii-b) the number of transistors
depends on the chosen tube length. Cases (i) and (iii-a) have constant tube length but the
probabilities of row failures are different. This is because the number of transistors per row
is lower in Case (iii-a) and therefore failure probability is lower due to increased number
of rows. Comparing Cases (ii) and (iii-b) with tube length variations, it can be seen that
row failure probability is higher when the length variation is larger. As shown in Table 11,
the smallest probability of row failure, PFR, can be achieved when there is no tube length
variation.
The larger the tube variation, higher the PFR, which is Case (ii) with highest PFR and
then case (iii-b) for (µ-3𝜎 ) CNT length. The PFR for Case(iii-a) is smaller than for Case(i)
because the number of transistors in a row is smaller. In Case(iii-b), the PFR is increased
by CNFETs failing due to no CNTs left in the channel after m-CNT removal as well as
possible CNFETs with no CNTs due to short tubes. (shorter than the (µ-3𝜎 ) length). It must
be noted that though (µ-3𝜎 ) length accommodates larger number of correlated FETs in a
row as compared to (case(iii-a)), PFR for (µ-3𝜎 ) length Case (iii-b) is higher than case (iiia) because of tube length variation.
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Table 11. Probability of Failure (PFR) of Correlated CNFETs under various Cases of CNT Length
Variation

Case #

Row Failure Probability (%) PFR

(i) Ideal

5.0 x 10-5

(ii) CNT length variation

8.4 x 10-1

(iii-a) Min. CNT length

1.1 x10-6

(iii-b) (µ-3𝝈) Length

4.8 x 10-2

Table 12 shows results for delay variation for Case(ii), Case(iii-a), and Case(iii-b). As
could be expected case (iii-a) with the shortest tube length (the smallest number transistors
in a correlation set) shows the least variation (𝜎/µ) in total delay and a low failure rate due
to no tube length variation. Though a length of (µ-3𝜎) is attained by 90% of CNTs, in Case
(iii-b), few of CNFETs with a reduced number of tubes due to the length variation degrade
performance.
Table 12. Impact of CNT Length Selection on Variation of Total Delay in 1M Transistors for
1000 MC Simulations with PM%=10%
CNT Length Selected

µdelay (s)

𝝈delay (s)

𝝈/µ (delay)

(i) Ideal Case

8.8E-17

8.7E-20

9.88E-4

(ii) CNT length variation

1.09E-16

1.64E-19

1.49E-3

(iii-a) Min. CNT length

1.76E-18

1.96E-22

1.13E-4

(iii-b) (µ-3𝝈) Length

9.58E-17

2.17E-20

2.26E-4
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Hence, from Table 12, the total delay variation (𝜎/µ)) when CNT length is considered
(Case(ii)) is degraded by 1.51X when compared to the ideal case (Case(i)) with all CNTs
of same length and equal to the mean CNT length. Case(iii-b) is degraded by 2X when
compared to Case(iii-a) due to CNFETs with compromised performance towards the end
of the row. The total delay variation (𝜎/µ) when compared to Case(ii) is improved by 13.4X
in Case(iii-a) and by 6.5X in Case(iii-b). Therefore, the choices of smallest CNT length
Case (iii-a) and (µ-3𝜎 ) length Case (iii-b) are both better for performance than Case (ii)
with longer tubes but more length variation.

6.5 Chapter Conclusions

While correlation in CNFETs is extensively explored in the literature for improving
functional yield, variation in CNT length is mostly ignored. When no tube length variation
is considered, long CNTs or smaller S/D/G are both beneficial for functional yield
enhancement. With scaling of VLSI technology, Fr increases. This is due to scaling S/D
regions of the transistor and CNT length remaining unaffected with technology. However,
in the presence of CNT length variations, using the rows of longer CNTs can degrade the
yield and delay. This is due to early terminating CNTs that do not reach the length required
for the number of correlated transistors. Assuming all CNFETs within a given CNT length
to be perfectly correlated is highly optimistic. The non-negligible percentage contribution
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by CNT length variation to the variation of ON current of CNFETs emphasize the need to
include the tube length variations when modelling CNFET-based circuits behavior. It will
allow for a more realistic estimation of the CNFET based circuit’s functional yield and
performance. The reduction in row failure probability, PFR, of CNFET based circuits under
CNT length variation truly depends on the CNT length chosen. Despite the increased
number of correlated FETs in the direction of CNT growth PFR increases due to the
presence of shorter CNTs that do not cover the channels of all the FETs in a row. Our
results provide insights to the possible uncertainty in circuit performance improvement
with correlated CNFETs and the need for considering CNT length variation as an important
source of ON current variation when correlated CNFETs are explored.
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PART A.2: Significance of work and Major Conclusions

CNT -specific variations and their effects on a CNFET based design have become a
major problem at advanced nodes. Therefore, CNT Variations are important for realistic
delay-modelling. The typical VLSI design flow is efficient, but should not always be
adopted as is. Traditional CMOS techniques, may not work out with a different technology,
our methodology with all the key contributions listed below is tailored specifically for
CNFET based circuit design.
The major contributions in the first part of this thesis include:
1. Incorporating CNT-specific variation effects into design stage
2. Improved prediction accuracy of functional yield and critical path delay
3. Speedup all potential critical paths
4. All critical paths have delay within assumed delay tolerance
5. Power minimization without degrading the functional yield at path level
6. CNFET circuits with high yield, high performance and at low static power
7. Evaluate benefits of CNFET correlation on performance yield
8. Fast design optimization
Variation aware design decisions are necessary at every step of the design process.
Therefore, our contributions in this field are likely to have a lasting effect on the design of
robust CNFET based integrated circuits under CNT specific variations.
********* END OF PART A *********
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Part B. CAD approaches for fast thermal goodness evaluation and thermal management
in 3D ICs
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B.1 Introduction

In addition to the classical downscaling of devices and CNFET having the potential
to become the channel material of future nanoscale transistors, a recent trend acknowledged
in current and future electronic devices is the need to tightly integrate functionally and
technologically diverse modules in a single chip. In this context, TSV-based 3D ICs
possess the unique advantage over 2D ICs through the potential of “More than Moore”
[59]. Shorter interconnects enabled by through-silicon vias (TSV) in three dimensional
integrated circuits (3D ICs) has led to increased performance and reduced power
dissipation [60], along with ease of heterogeneous integration [61]. In 3D ICs, stacking of
multiple dies replaces long global interconnects with shorter vertical interconnects. The
shortened global wires result in lower wire delay, therefore improving the chip
performance and potentially lower the power [62] compared to their 2D counterparts. In
conventional 2D circuits, a large number of wire routed over-the-block are required for
inter-block connections. Thus, more high metal layers (or global metal layers) are
necessary to complete inter-block routing. On the other hand, wires in the 3D ICs are
connected to TSVs, which significantly cuts down the cost of over-the-block wiring [63].
From the perspective of IC design, the quality of a 3D floorplan is defined by
performance metrics, i.e., area, wirelength, interconnect delay and dynamic power. It is
extremely important that these performance metrics are estimated as early and as accurately
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as possible, as the quality of the generated floorplan sets the foundation for better chip
performance at all subsequent stages of design.
The close stacking of power-dissipating dies can result in higher power densities
causing the 3D designs to dissipate more heat than their planar counterparts, thereby
increasing the total chip temperature. Yet, with no practical, effective methods available
for cooling the chip, efficient heat removal from 3D ICs remains a problem today.
Consequently, optimizing the area and wire length of the chip alone may not result in the
best performance. Also, buffers contribute non-negligible RC delay, which inevitably
impacts the net delay. Most of the optimization techniques consider the device-level
thermal profile but neglect the interconnect dependence on temperature in performance
evaluation. In designing for thermal-aware floorplans, evaluating the interconnect
performance as a function of temperature is equally important to considering temperature
distribution due to power dissipation in circuits blocks.
Otherwise, 3D optimization will result in erroneous design choices, failure to achieve
convergence and increased cost due to design iterations. Hence, there is an immense need
for thermal-delay aware floorplanning tools for a realistic 3D interconnect performance
evaluation that can be used to build high performance digital systems as well as shorten
design time. This circumstance defines the overall motivation for the remainder of thesis
work.
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B.2 3D floorplanning & Problem Formulation

3D Floorplanning Problem Formulation - Let B = {b1, b2…, bm} be a set of ‘m’
rectangular blocks whose width, height and area are denoted by wi, hi and ai, 1≤ i ≤ m. Each
module is free to rotate. Let N represent the netlist, connecting pins located at the center of
each block in B. Let (xi, yi) denote the coordinate of the bottom-left corner of each block
bi on the chip. A floorplan F is an assignment of (xi, yi) for each bi , 1≤ i ≤ m to ‘L’ device
layers such that there is no module overlap. The goal of 3D floorplanning is to optimize a
predefined cost function such as a linear weighted combination of chip area (minimum
bounding rectangle of F considering all layers), wire length which is the sum of
interconnect lengths , interconnect delay and in this work, a measure of thermal goodness
of the floorplan.

3D Floorplanning - The proposed methodologies in this thesis are integrated on
top of the non- deterministic 3D floorplanning tool [64] encompassing TSVs and modules
co-placement. This tool was built upon the 3D floorplanner in [65], which is an extension
of the 2D floorplanning software developed by Wang et. al, [66]. In this 3D floorplanner,
nets are assigned to TSV islands within the optimization stage. Careful buffer injection is
completed at each iteration step before interconnect delay is estimated. TSVs are included
in the wire delay estimation for buffer insertion. The generated final four-tier floorplans
are used for thermal analysis using Hotspot tool [1]. A custom-built whitespace generator
is used to bridge between or 3D floorplanner and Hotspot tool. The input to the whitespace
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generator is floorplan descriptions (without whitespace information in layout) from 3D
floorplanner and output is the floorplan description with the co-ordinates of all whitespaces
appended to the floorplan description. This whitespace description is necessary to evaluate
a floorplan in Hotspot tool because Hotspot adds up all bottom most modules x-coordinates
and all left most modules y-coordinates to generate the height and width of the chip.
Hotspot does not have a provision to explicitly input the floorplan width and height.
Therefore, the whitespace description is necessary.

B.3 General Assumptions

We assumed 45 nm technology node and module power density in the range of 105
-107 W/m2 [22]. As the floorplanning benchmarks do not include module power density
values, random power density values from the assumed range were assigned to all modules
in all benchmarks. Once assigned, power density values of all modules remained the same
for all experiments. Since module activity information is not available either, one can
assume that average power activity is included in the power density values.
Based on the technology requirements and recommendations of the International Roadmap
of Semiconductors (ITRS) [2], the current version of the 3D floorplanning tool used in this
work has the following assumptions:
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1. The device layers are stacked using face-to-back (F2B) die-stacking strategy,
because it is the most commonly used configuration, and also doesn’t limit the
number of device layers that can be stacked.
2. Only signal TSVs are assumed for our experiments. The impact of power-ground
TSVs and thermal TSVs is beyond the scope of the thesis.
3. Cu-based via-middle TSVs are used because of their established process and
superior performance.
4. The maximum number of stacked device layers assumed in our experiments is four.
5. The stacking of more than four device layers may counter the benefit of wire
reduction due to the increased silicon surface area of TSVs in the design [67].
6. During assignment of nets to TSVs, it is assumed that a 3D net spanning between
two consecutive layers needs allocation of a single TSV on the upper layer only.
7. A common requirement in modern ASIC designs is fixed-outline of chip. Keeping
this
in view, a fixed -outline constraint is applied during our floorplanning, i.e., all
modules
(circuit blocks and TSV clusters) are packed within the fixed -outline region with
an
aspect ratio of close to one. The circuit blocks are hard modules with fixed area and
aspect ratio. A maximum allowed whitespace of 5% is assumed.

Some important terminologies specific to our 3D floorplanning tool are –
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•

Optimum chip area (chip_optiarea) – summation of area of blocks and TSV
clusters.

•

Fixed area (fix_area) – summation of area of blocks, TSV clusters and the white
space area.

•

Packing area (chip_packarea) – Represents the evaluated floorplan area. It is
calculated by the chip_w*chip_h*nlayer, where chip_w and chip_h represents the
width and height of the minimum rectangle that encloses the blocks and TSVs. The
chip_w and chip_h is the maximum value of all the device layers represented as
nlayer. The packing efficiency of a floorplan is represented as the ratio of
chip_optiarea and chip_pack area.

B.4 Benchmark Specification

The original and modified GSRC benchmark circuits used in our experiments are shown
in Table B1. GSRC benchmarks are commonly used circuits in existing works and are ideal
for experimentation, as compared to other older benchmarks (ami and MCNC). The block
area expansion and modification in number of nets for each benchmark is reported. The
modification of benchmarks was necessary for comparison with existing works and
perform a meaningful buffer insertion. Keeping in mind that the current growth of VLSI
circuit sizes and complexity, the benchmarks have been modified by expanding each block
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area by 100x and adding more multi-pin nets to the original netlists. The general flow of
the 3D floorplanner and overview of the proposed methodologies in shown in Fig. B2.

Table B1: Specifications of GSRC benchmarks used in our experiments

Fig. B2. General flow diagram of EA-based 3D floorplanning as used in this work and proposed
evaluation tuning as highlighted.
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Buffered Interconnect Power and Performance with Temperature profile
This chapter is published in IEEE-ISCAS, 2018.
S. K. Vendra and M. Chrzanowska-Jeske, “Buffered-Interconnect Performance and Power
Dissipation in 3D ICs with Temperature Profile,” in 2018 IEEE International Symposium on
Circuits and Systems (ISCAS), May 2018, pp. 1–5. doi: 10.1109/ISCAS.2018.8351416

7.1 Introduction

This chapter is a first-hand analysis on the impact of ignoring temperature in
interconnect performance evaluation.
In the recent years, an extensive work has been done in the thermal aware floorplanning and thermal via insertion [68][22][69] to address thermal management and heat
removal in 3D ICs. Most research works concentrate on power generated within the blocks
and the device leakage power [70][16] and do not consider the impact of temperature on
interconnects.
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Fig. 36: The temperature values used on each die with heat sink close to the bottom die and a
rising vertical temperature profile in a 3DIC.

Yuchun Ma et al., [16] analyzed the dependence of leakage power with primary emphasis
only on the device level leakage power of blocks. A methodology to inject buffers in 3D
interconnects and carefully estimate the delay and power of buffered interconnects was
proposed by [71]. In [17][18], the authors discuss the importance of accurate buffer count
estimation in evaluating total interconnect power consumption. However, their predictions
of interconnect delay in 3D ICs no longer holds accurate with a vertical temperature profile,
as usually the temperature is different on each die. Though unit wire resistance changes
slightly with temperature, the buffer performance degrades drastically with temperature.
Hence this chapter concentrates on the back-end of line performance and aims at analyzing
the impact of temperature on the buffer count and interconnect delay dynamic and leakage
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power with varying temperature profile across tiers of 3DICs.

7.2 Assumptions

In this chapter all the analysis is done on four-tier final floorplans of GSRC
benchmarks. All the floorplans are generated with the non-deterministic floorplanning tool
described in Section B.2 TSVs are included in the wirelength estimation for buffer insertion
but ignored for the performance evaluation in this chapter. In this work, we focus on
evaluating interconnect delay and power on each device layer independently. Therefore, in
this chapter, especially in the buffer insertion algorithm, we used, TSVs contribution could
be omitted. Interconnects on each device layer are analyzed separately at its respective
temperature. We do not distribute the wires to different metal layers and hence reduced to
be analyzed as a 2D problem as shown in Figure 37. However, the temperature profile will
definitely be in a range when actual routing is done and also depends on the benchmark.
We assume the capacitance and thermal conductivity of the metal are constant with
temperature.
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Table 13: 45nm Technology parameters
Parameter

Value / Range

Device Technology

45nm

R0

Unit length wire resistance M4-M6

0.29-0.66 Ω/µm

C0

Unit length wire capacitance M4-M6

0.173-0.176 fF/µm

R

Buffer output resistance (8x)

300 Ω

C

Buffer input capacitance (8x)

6.65 fF

𝑝inv

Parasitic Capacitance Factor

0.5

α

Switching activity

0.1

f

Frequency (GHz)

2.5

Supply Voltage

0.9 V

E0

Permittivity of free space (F/m)

8.85 x10-12

Er

Relative Permittivity of HfO2

25

Er

Relative Permittivity of SiO2

3.9

n

NFACTOR or sub-threshold swing factor

1.9

tox

Gate oxide thickness (nm)

1.2

T

Temperature of the device layer

27-160 (C) range

VDD

To keep the analysis simple an 8x size buffer [72, p. 8] is considered for buffer insertion
and no buffer sizing is done. The GSRC benchmarks do not provide information of the
power dissipation in blocks which is necessary to generate a temperature profile. Hence, a
typical vertical temperature profiles of a 4 tier 3D ICs, shown in Figure 36 and taken from
[70][73] is considered (profile1) for this initial analysis. A second profile in the same
temperature range but with slightly higher and lower temperatures on device layers 3 and
2 respectively is also considered (profile2). Heat sink is assumed to be placed at the bottom
of the 3D IC. These profiles are used to analyze, if considering the vertical temperature
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profile is important in early design stages. We assume the temperature is uniform across a
given tier. We analyzed 45nm technology that is the least technology for which all the
models and parameters were available to us. A similar behavior is expected at the lower
technology nodes due to scaling. All the technology parameters used and listed in Table 13
are taken from the NCSU technology model file [74][75].

7.3 Background
7.3.1 Interconnect Delay
The 3D interconnect is a span in inter-blocks and between different tiers. The layerwise wirelength distribution considered includes the 2-D wire segments of 3D nets realized
with TSVs and 2D wires. The number within the layer of buffers on a device layer also
depends on the TSV position [64].

Fig. 37: TSV enable 3D interconnect spanning multiple dies. The wirelength will be reduced to
2D on each die ignoring the TSVs.

The delay of a wire segment is given as,
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(7.1)

where, tpd_wire sement represents the delay of a buffered 3D interconnect segment. ‘l’ represents
the length of the wire segment i.e., the buffer insertion length at room temperature. Buffer
insertion length (BIL), is given by,
𝐵𝐼𝐿 =

8Y% (.› ‹•§¨ )
Y© %©

(7.2)

and is calculated to be 250 µm at room temperature [18]. The total delay of 3D interconnect,
𝑡‹x_]t, on a given device layer can be estimated from the summation of total wire delay
and total buffer delay of a net post buffer insertion. The total delay on a device layer
𝑡‹x_,r,vs is the summation of the delay of all the nets. With a vertical temperature profile,
the buffer insertion length will be different on each device layer.

7.3.2 Interconnect Power
The total interconnect power consumption is given by three main components; wire
power, buffer power and TSV power. The TSV power consumption is ignored as it primarily
contributes to the vertical power profile. The total interconnect power dependence on
temperature will be dictated by the buffer count and the buffer leakage power, which is
discussed in the later sections.
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7.4 Interconnect Delay Dependence on Temperature

We use Eq. 7.3 to calculate wire resistance at various temperatures.
Rt (T) = Ro(1+β(T-To))

(7.3)

Ro is the wire resistance at room temperature, T0, (27 C), β is the temperature coefficient
of the metal. The change in wire resistance will influence the BIL which must be calculated
for temperatures specific to each device layer, as given in the temperature profile. The unit
wire resistance, buffer propagation delays and buffer insertion lengths for given
temperatures are shown in Table 14. Buffer propagation delays at all temperatures in early
design are simulated using Cadence Virtuoso at 45nm technology. These BIL values are
used to evaluate the number of buffers on a given device layer at a given temperature.
Please note that at higher temperatures, the BIL decreases due the increase in resistivity of
wire only.
Table 14: Evaluated values at given temperatures

DL1
DL2
DL3
DL4
Room

Temperature
(C)
42
65
75
108
120
160
27

Rt Ω/µm
0.466
0.505
0.522
0.579
0.598
0.668
0.44
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8x Buffer
delay (ps)
79
82.1
83.5
87.3
88.5
92.0
74

BIL(T) (µm)
272.54
261.97
257.34
244.43
240.47
227.53
280.4
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Only 8x buffer is used throughout our early design exploration analysis and a final routing
will surely include buffer sizing.

7.5 Interconnect Power Dependence on Temperature

Interconnect Dynamic Power
The dynamic power dissipated in a wire, per unit length is given in Eqn. 7.4 and, in
buffer by Eqn. 7.5,
Pwire (per unit length) =

α*C0* Vdd2 * f

Pbuffer (per buffer) = α* Cbuffer_total * Vdd2 * f

(7.4)
(7.5)

Where, C0 is wire capacitance per unit length and the total buffer capacitance for a unit
buffer, Cbuffer_total, is composed of the buffer input capacitance, unit-length wire capacitance
and the load capacitance. The maximum load capacitance, Cload, is equal 484fF for 8X
buffer [72]. We choose a nominal value for the load capacitance assuming the buffer drives
an average fan-out and is taken as 240fF. Since, the wiring power is calculated separately,
to avoid including it twice, the wire capacitance is not considered in the buffer power
calculation. The dynamic power consumption depends on the switching activity and the
number of buffers. The buffer insertion and the leakage depend on device layer
temperature.
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Interconnect Leakage power

The leakage power in buffers constitutes of multiple components of which the gate
leakage and the sub-threshold leakage are increasingly predominant with scaling.
However, the rate of gate leakage increase is controlled with the High-k dielectrics and
metal gates in place for nano-CMOS. On the other hand, for technology nodes 45nm and
below, the sub-threshold leakage is a strong function of temperature. Hence, only the subthreshold leakage is considered in this research. The total leakage power contributed by all
buffers on a single device layer is evaluated. Leakage power is a product of leakage current
and supply voltage. The sub-threshold leakage is given as [76],
«

Isub = µ0 . Cox. ( ) Vt2. e1.8. 𝑒
š

-®¯ b-°ℎ
§ .-°

(7.6)

Where, µ0 is the zero-bias mobility, n is a process dependent term called NFACTOR/subthreshold swing factor, Vt is the thermal voltage, Cox is the gate oxide capacitance, (W/L)
is the width to length ratio of the MOS device. The leakage power computed for a single
8X buffer at different device layer temperatures is given in Table 15. It must be observed
that for every ~1.5X increase in the temperature there is ~ 1.2X - 1.6X increase in leakage
power.
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Table 15: Leakage power of an 8X buffer with increasing temperature

Temperatu
re (C)
27
42
65
75
108
120
160

Leakage power of an 8X
buffer (T) µW
78.1
96.1
128
145
206
231
331

7.6 Experiment Results

The floorplanner tool and evaluation algorithm were performed on a 4xDual Core Sun
SPARC IV at 1.35 GHz and total 32 GB RAM. All the graphical plots represent results for
n200 GSRC benchmark. In our analysis, it is important to remember that the two buffers
of the same size on two different device layers will not have the same propagation delay.
This is due to varying temperature through device layers as shown in Fig. 36 It was also
observed that in shorter interconnects with wirelength close to the BIL, segmenting the
wire and injecting a buffer at a higher, than room, temperatures will increase the
interconnect delay rather than decreasing it. For n200 benchmark, in wire length range 250400µm that increase in delay was by 8X-10X for the temperature range shown in Fig. 36.
It is evident from these observations that buffer delay increasingly dominates the wire delay
for shorter interconnects at higher temperatures. From our observations, specifically for the
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n200 GSRC benchmark a wire should not be segmented if,
𝑊𝑖𝑟𝑒𝑙𝑒𝑛𝑔𝑡ℎ
< 1.5
𝐵𝐼𝐿
This limitation might be specific to benchmark, technology node and temperature profile
and must be evaluated accordingly. From Table 15, please note the underestimation of
delay and the number of buffers at room temperature compared to the values evaluated
with a vertical temperature profile. For n200 GSRC benchmark on device layer 4
(highlighted in red in Table 16), an underestimation of 55% in interconnect delay and 31%
in number of buffers is observed. Figure 38 compares interconnect dynamic power
consumption in wires and buffers (total) in n200 benchmark at room temperature and at
temperatures specific to a given device layer, f(T). Please notice that wire dynamic power
changes only by ~1% because the wire capacitance is assumed constant with temperature.
However, the buffer dynamic power consumption increases from 3.4% to 22% when
compared to the buffer dynamic power consumption at room temperature. It is due to the
increase in the number of buffers. Figure 39 shows comparison between total (individual
total bars) interconnect power (dynamic + leakage) and buffer leakage (lower bars)
contribution for n200 GSRC benchmarks at room temperature and temperatures specific to
a given device layer. For every 10C increase/decrease in temperature (profile2), total
interconnect delay and dynamic power change by 2% - 2.5%. This is due to the difference
in buffer count that varies between 1.48%-2% for different temperature profiles within the
same temperature range. Observe that the leakage power increases by 1.2X to 1.5X from
device layer 1 to 4.
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Fig. 38: Wire dynamic power compared with total dynamic power consumption for n200 GSRC
benchmark. Minimal increase in wire dynamic power and major contribution by buffer dynamic
power to be observed

Fig. 39: Comparison of buffer leakage and total (dynamic + leakage) interconnect power
consumption in n200 GSRC benchmark at room temperature and with vertical temperature
profiles 1 and 2.
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The results for n100 and n300 GSRC benchmarks given in Table 17 show a similar trend
of huge underestimation of buffer leakage power, up to 5.4X in n300. That underestimation
of 1.5X– 5.4X is not acceptable as it undermines the quality of generated optimized layout
solutions.

Table 16: Total delay of buffered interconnect for n100, n200 and n300 benchmark circuits

Delay(ns)

# Buffers
Device layers

BM

Device layers

Temperature
D1

D2

D3

D4

D1

D2

D3

D4

Room

49.802

109.964

77.774

33.004

673

1486

1033

446

f(T)

53.428

132.977

104.576

51.2376

703

1656

1242

577

355.126

239.686

116.92

2378

4799

3239

1580

427.758

324.17

180.886

2474

5327

3850

2037

660.968

430.754

182.706

4327

8932

5821

2469

790.634

576.77

278.477

4485

9846

6850

3136

n100

175.97
Room
2
n200
188.02
f(T)
4
320.19
Room
8

n300
f(T)

340.86
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Table 17: Interconnect dynamic power (Pwire_dyn, Pbuf_dyn), leakage power (Pbuf_leakage) and the total
interconnect power (Ptotal) for n100 and n300
Total Buffer Leakage Power and 3D total interconnect power (mW)
Device
D1

D2

D3

D4

layers
Power

Room

f(T)

Room

f(T)

Room

f(T)

Room

f(T)

Pwire_dyn

9.15

9.18

18.31

18.34

13.14

13.09

5.61

5.60

Pbuf_dyn

33.61

35.11

74.22

82.71

51.59

62.03

22.27

28.82

Pbuf_leakage

52.56

67.56

116.05

240.12

80.68

255.85

34.83

190.99

Ptotal

95.32

111.84

208.58

341.16

145.41

330.97

62.72

225.40

Pwire_dyn

53.98

53.97

103.12

102.88

69.84

69.69

29.42

29.19

Pbuf_dyn

216.11

224.00

446.10

491.74

290.72

342.11

123.31

156.62

Pbuf_leakage

337.94

431.01

697.59

1427.6

454.62

1411.1

192.83

1038

Ptotal

608.02

708.98

1246.8

2022.3

815.18

1822.9

345.56

1223.8

n100

n300

7.7 Chapter Conclusions

In this chapter, we studied the variation of interconnect performance and power
consumption in 3D ICs with temperature. We focused on accuracy of predictions when
temperature of device layers is not properly included in parameters evaluations. Deriving
from the analysis, the dependence of buffer insertion length and buffer count on
temperature must be considered carefully when evaluating the interconnect performance.
128

Buffered Interconnect Power and Performance with Temperature profile

Chapter 7

The buffer insertion length will vary with temperature on each device layer thereby
influencing the number of buffers. The increase in interconnect delay with temperature is
primarily due to the increase in the number of buffers due to wire resistance change with
temperature. The percentage error in delay estimation and in buffer count in 3D
interconnects due to using room temperature parameters can negatively influence quality
of generated 3D floorplans. The dynamic power of wire doesn’t change severely as the
capacitance is constant with temperature. We also observed buffer leakage domination
which constitutes more than 50% (comparing gray and orange bars in Fig. 39) of the total
interconnect power consumption when temperature dependent parameters are used in
evaluation. This contribution arises from increase in both buffer leakage as well as the
buffer count. Our research shows that significant underestimation of interconnect delay and
power consumption which happens when actual device layer temperature is not used can
lead to incorrect values used in a cost function that govern the process of 3D IC floorplan
optimization. It can result in severely sub-optimal 3D layout solutions being generated. To
prevent this from happening, when evaluating interconnect performance and power to
assess quality of 3D layout solutions, temperature must be considered.
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Fast thermal goodness evaluation of a 3D-IC Floorplan
This chapter is published in IEEE-ISCAS, 2018.
S. K. Vendra and M. Chrzanowska-Jeske, “Fast Thermal Goodness Evaluation of a 3D-IC
Floorplan,” in 2021 22nd International Symposium on Quality Electronic Design (ISQED), Apr.
2021, pp. 367–373. doi: 10.1109/ISQED51717.2021.9424278

8.1 Introduction

Three-dimensional integrated circuits (3D ICs) have enabled vertical integration for
better packing density and reduced footprint. Their enhanced chip performance, due to the
short vertical connections known as through-silicon-vias (TSVs), make them a promising
technology for overcoming the challenges of planar technology [77]. Figure 40 shows a
cross-section of a four layer TSV-based 3D IC with high vertical integration density.
Despite their capability for overcoming the interconnect bottleneck in 2D ICs, 3D ICs still
face a major challenge of effective heat removal from the densely packed device layers as
discussed in the previous chapter. There are several works in the literature addressing
thermal optimization in 3D ICs by adding thermal TSVs (TTSVs) [78], using liquid cooling
[79], redistributing white space around high power dissipating blocks [5], using a carbonbased thermal interface material (TIM) [80], and early thermal-aware design optimization
to lower chip temperature [22].
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Physical design techniques like floorplanning use non-deterministic algorithms that
require thousands of iterations to reach a desired stage of optimization. The increased
solution space due to vertical adjacency of device layers already adds to the computational
time. To co-optimize the chip temperature together with other objectives, there is an
immense need for fast thermal evaluation of the generated solutions. Most state-of the-art
works use finite element analysis [81] or compact resistive networks [82] for obtaining
peak temperature. Finite element analysis aims for accuracy while the compact resistive
network strikes a balance between speed and accuracy. Run time of a thermal-driven
floorplanning algorithm is still much longer than the non-thermal-driven version due to the
millions of thermal evaluations performed during the floorplanning process.

Fig. 40: 4-layer TSV-based 3D IC showing layer thicknesses and vertical temperature
distribution.
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8.2 Chapter Contributions

As discussed in Chapter 2, several works proposed fast thermal analysis of 3D ICs using
various techniques. However, all these techniques impose a huge run time penalty or
encompass shortcomings that could limit the solution’s thermal quality due to their low
correlation with the more accurate simulation based tools like Hotspot [1].
In this chapter, we propose using a simple power-based measure called thermal
goodness value (TGV) to evaluate 3D floorplans for their thermal goodness with much
shorter runtime than previous approaches. The unique strength of the proposed algorithm
is that it can quickly evaluate the generated solutions for their thermal goodness without
computing the chip temperatures. The technique involves a layout to nxnxl (l = number of
device layers) grid translation to incorporate the impact of all adjacent blocks.
TGV is a power-based metric and takes into account the power distribution of the entire
3D chip as compared to one peak temperature used in typical thermal-driven optimization.
Therefore, our technique can efficiently eliminate thermally unfavorable solutions. Our
results also show a good correlation of our TGV measure to peak temperatures generated
with the Hotspot tool [1] as many published works use peak temperature to guide the
floorplan for thermal optimization [22][83]. With a high runtime speedup, our algorithm
is thus a promising alternative to guide thermal-aware 3D floorplanners without incurring
long computational times.
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8.3 Background

In this chapter, all the evaluations were done on four-layer final floorplans of GSRC
benchmarks. We evaluated at least 100 floorplans of each benchmark. These floorplans
were generated by a non-deterministic floorplanning tool using evolutionary computation
described in Section B.2. Therefore, it is safe to assume that through thousands of iterations
many scenarios that can lead to worst-case thermal hotspots due to switching block
positions in X-Y as well as Z direction have been considered.
Random power density values in the range of 105 -107 W/m2 are assigned to the modules
at 45nm technology node. Once assigned, power density values of all modules remained
the same for all experiments. The generated final floorplans are then used to evaluate peak
temperature using the well-known Hotspot [1] tool and the proposed thermal goodness
value. For all our analysis in this chapter, we assume that the heat sink is on the top of the
4-layer 3D IC stack. It is important to note that the proposed floorplan thermal evaluation
technique aims to efficiently prune thermally unfavorable 3D solutions rather than
generating accurate temperature distributions.

Correlation coefficient
We used the correlation coefficient as a measure to compare our 3D floorplan thermal
goodness (W/m2) evaluation with the Hotspot tool’s peak temperature (K). Correlation
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coefficient (r) is a unit less metric with a value between -1 and 1. It measures the strength
and direction of relationship between two variables “X” and “Y” and is given by,

𝑟=

.

¹

¸(·m·) ∗ (ºmº)

¶m.

*» *¼

(8.1)

-1 ≤ r ≤ 1
In Eq. 8.1, “k” represents the number of samples and 𝑋, 𝑌 are the mean and SX, SY are the
standard deviation of the sample data of variable X and Y, respectively. The stronger the
two variables are correlated, the closer the value (r) is to 1. If the two variables are inversely
correlated, r is closer to -1. An r value of 0 implies no correlation exists between the two
variables. The relation between two variables with any unit of measurement can be
compared using the correlation coefficient (r).

8.4 Fast thermal goodness evaluation

The proposed thermal goodness evaluation technique for 3D circuits aims to distinguish
which of two given floorplans has a better thermal-aware module placement using a simple
power-based measure that can be calculated in a very short time. The flow of the algorithm
is visualized in Figure 41. For clarity, the algorithm is described in two parts. In section
3.1, the translation of all l device layers of a 3D layout to an nxnxl power grid is described
and the process is depicted in Figure 41.
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Fig. 41: Proposed fast thermal goodness evaluation.

The 3D power grid evaluation for TGV is based on including the impact of neighbor grid
cells as described later in section 3.2. The neighbor cells include intra-layer cells that are
on the top, bottom, left, and right of the grid cell under test (GUT) and the inter-layer grid
cell beneath the layer under consideration. The cells diagonal to GUT and cells in the layer
above GUT are ignored as their heat exchange with GUT is negligible.
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8.4.1 Floorplan to grid translation
The 4-layer 3D IC layout is translated into four nxn grids where ‘n’ represents the
number of rows and columns of the grid as shown in Figure 43(a). For ease of computation,
n is a power of 2. All evaluations are therefore performed on 64x64, 128x128, and 256x256
grids. Since 64x64 grid yields a good correlation coefficient compared to Hotspot [1], we
do not use a grid beyond 256 due to memory constraints. The 3D layer under consideration
is superimposed on the nxn grid for calculating the overlap area. Each step in the layout to
grid translation is described below.
doOverlap(): Each module is first checked for overlaps with the underlying grid cell for
computational speedup. Let (Lg.x, Lg.y), (Rg.x, Rg.y) and (Lm.x, Lm.y), (Rm.x, Rm.y) be the
lower left and upper right coordinates of grid cell g and module m, respectively, as shown
in Figure 42.

Fig. 42: Grid cell and module coordinate notations.

The module’s position is verified with respect to the grid cell coordinates underneath it
using Eq. 8.2 and 8.3.
Module m is to the left/right of grid cell g if,
Rm.x < Lg.x || Rg.x < Lm.x
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Similarly, module m is on the top/bottom of the grid cell g if,
Rg.y < Lm.y || Rm.y < Lg.y

(8.3)

If either of the conditions are true, the module does not overlap the grid cell and the overlap
area evaluation is not performed.

Fig. 43. (a)Layout to grid translation (b)Total grid cell power calculation (c)Module m to grid cell
g-overlap area calculation

overlappingArea(): Every module overlapping the grid cell contributes different power
density to the grid cell. Therefore, the module’s contributed power is calculated
individually using the proportion of area occupied by the module in the underlying grid
cell. The proportion of the grid cell g occupied by module m is termed the occupied area
ratio (OAR) and is given by,
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where AO_m is the overlapping area of the module and grid cell. AO_m is calculated as shown
in Figure 43(c) using Eq. 8.5, 8.6, and 8.7.
OW = min (Rm.x, Rg.x) – max (Lm.x, Lg.x)
OH = min (Rm.y, Rg.y) – max (Lm.y, Lg.y)
AO_m= OW*OH

(8.5)
(8.6)
(8.7)

The grid cell area is calculated as the product of grid cell width, and grid cell height. The
grid cell dimensions are dependent on the 3D layout dimensions.

Contributed power density (CPD): The calculated OAR is used to evaluate the power
density contributed by the module to the underlying grid cell. It is termed the module’s
contributed power density (CPD) and is given by,
𝐶𝑃𝐷[ = 𝑂𝐴𝑅 ∗ 𝑃𝐷[

(8.8)

where PDm is the power density in W/m2 of module m. If ‘k’ number of modules overlap a
given grid cell as shown in Figure 43(b), the total grid cell power Pg is the product of the
sums of individual CPD and the grid cell area given by Eq. 8.9.
Grid cell power (Pg) = (

¶
\p0 𝐶𝑃𝐷\ )

* grid cell area

(8.9)

By the end of this step, power values of all grid cells of the 3D layout are available for
TGV calculation.
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8.4.2 Thermal Goodness Value (TGV)
The generated power numbers at grid level are adjusted for the impact of intra-layer and
inter-layer neighbor grid cells. Let PDg be the power density of a grid cell g in a nxn grid
on device layer l. The heat transferred from the intra-layer neighbor cells is added to or
subtracted from the GUT’s power depending on the magnitude compared to GUT. Based
on the location of the GUT, it can have 1 or 2 neighbors in both x and y direction as shown
in Figure 44.

Fig. 44: 3D thermal goodness evaluation model.

The power of the neighbor cell in the vertical direction (z) is added to the GUT’s power.
This is the grid cell directly beneath the GUT on layer (l-1). Therefore, the final modified
power density, PD’g of the grid cell g is given by,

𝑃𝐷′g = 𝑃𝐷g +
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(8.10)

The dist_z is the vertical distance for the heat to transfer between layers. It is the combined
thickness of the active layer (Si), back-end-of-line (SiO2), and the thermal interface
material (TIM), highlighted in Figure 40. Let tx and ty be the number of intra-layer
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neighbors of GUT in the x- and y-direction. The constraints for determining the sign of the
power value of the neighbor grid cell, and the number of neighbors, are given by,
Constraints:
𝑃g• > 0

𝑖𝑓

𝑃g• < 0

𝑖𝑓

𝑃g• > 𝑃g

(8.11)

𝑃g• < 𝑃g

(8.12)

Let R be the row and C be the column of cell g. The number of neighbors (t) in x- and ydirection are,
if (C = 0 || n) && (R =0 || n),

then tx = 1 ; ty = 1

(8.13)

if (0 < C < n) && (0 < R < n), then tx = 2 ; ty = 2

(8.14)

if (R = 0 || n) && (0 < C < n), then ty = 1 ; tx = 2

(8.15)

if (C = 0 || n) && (0< R < n), then ty = 2 ; tx = 1

(8.16)

After power values of all the grid cells on all the device layers are updated, we check for
local hotspots on each layer using a 2x2 sub-grid window. The grid cell power densities
gij of all possible 2x2 sub-grids in the horizontal and vertical direction within a layer are
added to generate the sub grid sum, SGs, given by Eq. 8.17.
Sub grid sum (SGs) =

\›.
\

Ë›.
Ë

𝑔\Ë

(8.17)

i and j represent the row and column of the lower left grid cell of a 2x2 sub-grid. The total
sum of all 2x2 sub-grids in the 3D chip is the required thermal goodness value given by
Eq. 8.18.
TGV =

3
sp0(

(]m.)¢
𝑆𝐺y )s
ypa
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This TGV is used to evaluate the thermal goodness of the generated 3D floorplan
as an alternative to time-intensive peak temperature calculation. When TGV (sum of all
2x2 windows) is used as an optimization parameter in 3D floorplanning, it tries to optimize
each submatrix/sub-grid such that no submatrix/sub-grid of a 2x2 size has a large sum (or
a hotspot). The sub-grid with the largest sum corresponds to the hottest region on the chip.
From Figure 43(a), we can observe that the influence of the center grid cells is more
pronounced than the ones on the boundary on a nxn grid. Therefore, whether 2x2 or 3x3
sub-grid size, this impact is captured in our evaluation. A 3x3 or higher sub-grid size may
enhance TGV evaluation and its correlation with Hotspot because it will multiply the center
grid cell impact by a higher factor (because it is added multiple times). The sub-grid sizes
vs TGV enhancement should be further analyzed and will be addressed in our future work.

8.5 Experiment Results

The 3D floorplanner tool and the proposed thermal goodness evaluation algorithm were
developed in C++ and executed on a 4xDual Core Sun SPARC IV at 1.35 GHz and total
32 GB RAM. Since TSVs were placed in fixed-size islands, they were considered as
modules with zero power dissipation for TGV evaluation.
The main aim of this work was to evaluate the 3D floorplan’s thermal goodness with
close accuracy to Hotspot tool [1] peak temperature in significantly-reduced time. We thus
first compare the simulation time for steady-state evaluation using Hotspot with the thermal
goodness algorithm. The runtime reported includes the layout to grid translation for both
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Hotspot and TGV. The Hotspot tool’s improved runtime reported in [84] does not have
information of the underlying benchmarks. Therefore, for a fair comparison, we generated
and compared the runtimes on GSRC benchmarks for three different grid sizes given in
Table 18 using Hotspot’s default parameters. Please observe a speed up of 22X to 412X
for the n100 benchmark with increasing grid size.
Table 18: Runtime speedup achieved with TGV
Average runtime
(25 runs)
Grid Size

64x64

128x128

256x256

Benchmark

Speedup (X)
Hotspot [1]
(s)

Proposed
TGV (s)

n100

1.89

0.0851

22.2

n200

2.581

0.0901

28.6

n300

4.526

0.128

35.4

n100

20.4

0.158

129.1

n200

33.77

0.215

157.1

n300

54.46

0.328

166.0

n100

259.27

0.629

412.2

n200

459.45

0.759

605.3

n300

623.36

0.877

710.8

The speedup achieved is even better for larger benchmarks (n200 and n300). Though
the grid sizes evaluated are the same for different benchmarks, the difference in runtime is
from the layout to grid translation. With the speedup achieved, it is evident that our
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proposed TGV algorithm can be incorporated into any thermal-aware floorplanner for
thermal goodness evaluation at each iteration without large overall run-time increase.
To compare the power measure from TGV and the peak temperature from Hotspot we
report the correlation coefficient between the two variables. Figure 45 shows the
correlation coefficient of 0.89 when compared with Hotspot for n100 benchmark on 30
floorplan samples. It can be observed that the TGV is in a good positive correlation with
the Hotspot’s peak temperatures. The correlation coefficient depends on how close the
floorplan’s peak temperatures from the two tools are to each other.

Fig. 45: Positive correlation between TGV and Hotspot for n100 benchmark.

In other words, our proposed TGV model is sensitive to a minimum temperature
difference of 5 K between the floorplans under comparison. When the temperature
difference is higher than 5 K, the probability that TGV can match the Hotspot’s value is
also high. Therefore, the larger the temperature difference, the higher the correlation
coefficient. This can be observed in Figure 46 which reports a correlation coefficient of
0.96 for all GSRC benchmarks combined. With the increase in benchmark size, the
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temperature difference increases (between the benchmarks). Therefore, a larger correlation
is observed.

Fig. 46: Positive correlation indicated by the dotted trend line between TGV and Hotspot for
GSRC benchmarks using 60 floorplan samples.

Fig. 47: Sample 2D floorplan powers and associated thermal map comparing TGV and peak
temperature
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Fig. 48: Thermal map of 4-layer n100 benchmark comparing peak temperature and TGV

For two given 3D floorplans if peak temperature is higher for the first floorplan than the
latter, we want our TGV model to predict the same. For a better understanding, this is first
shown on an example of two power grids for 2D floorplan. One floorplan with a
concentrated large hotspot shown in Figure 47(a) and second with distributed smaller
hotspots shown in Figure 47(b). We can visually determine that the second floorplan is a
thermally better solution. The same is determined by our TGV model.
Next, we compare two sample 3D floorplans (FP1 and FP2) of n100 benchmark, with
four device layers each, shown in Figure 48. Layer 0 is the farthest from the heat sink and
thus has the highest temperature in both the floorplans. In this example, FP1 has a lower
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peak temperature than FP2. Therefore, FP1 is a thermally better solution and the same is
determined by the computed TGV. When the temperature difference between floorplans
under comparison is less than 5 K, in rare cases our TGV model can predict incorrectly.
However, a small 5K difference in temperatures implies that the two floorplans have
modules almost equally well-distributed thermally.
Figure 49 compares power-based TGV (grey) and peak temperatures (red) as a function
of the 3D floorplan area. Let us consider two sample floorplans (FP1 and FP2) highlighted
in the dotted windows. FP1 has an area of 0.319 mm2 and a peak temperature of 564K. FP2
has a slightly larger area of 0.326 mm2 and a peak temperature of 567K.

Fig. 49: TGV and peak temperature with increasing area.

Among these two 3D floorplans, FP1 is a better solution according to Hotspot’s
temperature value as FP1 has a lower peak temperature (in red) than FP2. However, FP2
is better according to TGV (In grey). Since area is usually also included in the cost function,
this small inaccuracy of TGV for less than 5K difference can be balanced by the area factor.
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The goal of temperature evaluation is to eliminate a really bad temperature distribution
solution, which is clearly accomplished with TGV. In all the tested samples for GSRC
benchmarks, for temperature difference less than 5 K, the largest area difference observed
was 0.015mm2. This again reinforces the conclusion that both the solutions are equally
well-packed thermally. Since even Hotspot is prone to an error of 3.5% [84], the sensitivity
to such small temperature differences in our TGV model can be safely ignored. To
determine the prediction rate of the proposed TGV, we also report the success factor,
shown in Figure 50.

Fig. 50: Success rate analysis on 10 samples of GSRC benchmarks.

We compared pairs of floorplans using TGV measure and Hotspot. Success rate is
defined as the number of times the result of TGV comparison on all tested pairs of
floorplans (which floorplan is thermally better – lower TGV value) matched the result of
the Hotspot tool’s peak temperature comparison on the same pair. For this analysis, 15
floorplan samples were generated and 10 were randomly chosen for exhaustive testing.
147

Fast Thermal Goodness Evaluation of a 3D-IC floorplan

Chapter 8

Each floorplan from the set of 10 chosen was compared with every one of the remaining
14 floorplans. We compared TGV values and peak temperatures. With this exhaustive
testing, 140 floorplan pair comparisons were done. If Hotspot and TGV both determine the
same floorplan as a better solution, the success rate improves. It can be observed in Figure
50 that we achieved a success rate of 97% when the temperature difference between the
compared floorplans was greater than 5 K and success rate of 87% when the temperature
difference is less than 5 K.

8.6 Chapter Conclusions

To facilitate rapid thermal screening of 3D floorplans in early stages of design, we
propose a power-based measure as an alternative to temperature measures to be used in
thermal-aware floorplanning. Our proposed model is capable of selecting a better thermalaware floorplan without a need for time-intensive simulations to generate the temperature
distributions of the floorplan. The proposed TGV (thermal goodness value) exhibits good
positive correlation with the more accurate Hotspot tool. The correlation coefficient is
larger than 0.88 when the Hotspot’s peak temperature difference between the floorplans is
larger than 5 K. The correlation factor improves with increasing temperature difference
between the floorplans being evaluated. The evaluation accuracy increases with increasing
grid size at the cost of increased runtime. However, the TGV evaluator runtime is very
short even for a grid size of 256x256. An average speed up of 29X achieved with our TGV
on a problem size of 64x64 when compared to the Hotspot tool which reinforces the
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advantage of the proposed model’s simple yet fast evaluation that allows quick selection
of thermally-better solutions during the time-intensive optimization cycles. The calculated
power-based TGV can be used as a good objective factor in guiding the 3D floorplanner
for generating thermally-optimized 3D layouts faster. With reduced runtime, TGV thus
provides a framework to be used for both design space explorations and early thermalaware software development for thermal-aware 3D IC solutions.
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Chapter 9
Delay Optimization during 3D-IC Floorplanning using Thermal-aware Evaluation

9.1 Introduction

TSVs are electrical connections between the vertically stacked dies. The recent advances
in this technology offer manifold opportunities including high memory bandwidth,
providing a viable alternative to the interconnect bottleneck in their 2D counterparts [77],
improved performance, and significant savings in power consumption [60]. However, heat
is trapped in 3DICs due to the vertical stacking of the power dissipating dies and thus,
elevating the thermal profile. Figure 51 illustrates the rising vertical thermal dissipation
problem due to increased power density in 3D ICs in comparison with planar technology.
Therefore, the necessity for thermal aware solutions, in early physical design stages like
floorplanning, to reduce the increase in temperature and hot spots is even more prominent
in 3D ICs.
Floorplanning is the first major step in the VLSI physical design and affects the
optimization results of the subsequent stages including placement and routing. The goal of
3D floorplanning is to find locations for circuit blocks and TSVs to optimize circuit
performance and power. In this chapter, to evaluate the goodness of a floorplan, we use a
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pre-defined cost function such as a linear weighted combination of chip area, interconnect
delay and a measure of thermal goodness of the floorplan. The goodness of the evaluated
optimization parameters plays a key role in driving the 3D floorplanning problem to
generate better optimized 3D layouts.

Fig. 51. Trapped heat between stacked layers in 3D ICs due to increased power density compared
to 2D heat dissipation path.

Most works in the literature [85][71][64][18][86] evaluate 3D chip interconnect
performance calculated at room-temperature parameter and fixed wire density. However,
due to increased power density, each device layer will be at a different temperature and
higher than the room temperature. Also, packing density on each device layer is different
and therefore a non-uniform wire density exists across the vertically stacked dies [87]. The
presence of a vertical thermal profile and non-uniform wire density in 3D ICs significantly
impacts the interconnect delay and buffer count as metal resistance and wire capacitance
are a strong function of temperature and wire spacing respectively [87][88]. Since,
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interconnect delay and power are heavily used to characterize the 3D floorplan solution
quality, ignoring the varying values of RC parameters impact on interconnect performance
can lead to incorrect solution selection during the probabilistic 3D floorplan optimization.
It is challenging to efficiently remove generated heat from a well-packed 3D IC and it is
impacting the interconnect performance. Thermal-aware performance evaluation can
possibly improve the solution selection process in a non-deterministic floorplanning flow.

9.2 Previous Works

Most state-of-the-art layout design tools and 3D floorplanning algorithms are
probabilistic. They require thousands of iterations to find an optimized solution. To use
temperature as a floorplanning objective, we need to evaluate temperature distribution at
each iteration, or possibly at a specified number of iterations. This will increase the run
time proportionally to the time complexity of the temperature distribution generating
software, which might be significant especially for simulation-based approach, Hotspot. In
addition to improving accuracy and quality of design processes using thermal-aware
[22][89][20][21] and delay-aware floorplanning [85][71][64][18][86], there has been an
extensive research on effective heat removal techniques [78][90][80][79] in 3DICs to
alleviate the high temperatures.
There has been a number of approaches for evaluating, and simulating temperature
distribution in 3D ICs. They all vary in accuracy, time complexity and how heat transfer is
considered. The most accurate simulation-based approach, with unfortunately very high
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time complexity, was proposed by Huang et al [1] and correlation with the Hotspot results
is used as the accuracy measure for other simplified approaches. Ni et al. [89] proposed a
power-based approach for the 3D thermal-aware design. In their approach, heat transfer
between two adjacent blocks is considered only if the blocks are contiguous. A hotspot
however can result also from the mutual impact of adjacent hot blocks that are not
contiguous but in close proximity. Xu et al. [20] proposed pre-simulating, using Hotspot
[1], the thermal distribution due to each block placed at all possible locations on a given
device layer of the 3D layout. Then, they quickly estimate the block temperatures during
floorplanning iterations using bilinear interpolation. However, the time taken for presimulation of all blocks in all possible positions, which can be significant as circuit
complexity increases, should be included in the overall time complexity of the approach.
Since they use a post layout TSV insertion method, we cannot perform a fair comparison
with their results. Xiao et al. [21] put forth an approximate thermal model for thermal
optimization and show a correlation of 0.97 with the Hotspot tool. Despite its accuracy, the
thermal-aware model still imposes a runtime penalty of 4X as compared to a non-thermal
driven 3D floorplan optimization. Cong et al [22] proposed a simplified vertical model that
is fast and has a correlation coefficient of 0.82 with the more accurate model Hotspot as
reported by [21]. However, the correlation depends on the floorplans considered for
evaluation. With the lateral heat impact ignored, the simple vertical model can produce
inaccuracies resulting in inferior solution selection during the floorplanning iterations.
All these works are based on the traditional wire-length based floorplanning and do not
optimize wire delay directly. Delay-aware floorplanning is primarily beneficial for
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unifying the objectives of reducing the wire length and the number of TSVs. Even when
delay-aware floorplanning [64] is considered, the assumption used is that the wire density
and wire resistance are constant on all layers. However, the length of the wire segment
used for buffer insertion on different device layers should be different due to the existence
of a vertical thermal profile. The distribution of wires on each device layer will also differ
resulting in varying wire densities on each layer. Prior works on delay-aware floorplanning
[64][91] do not consider the optimization of thermal-delay, leading to inaccuracies in
solution selection.
In summary, it is important to note that significant underestimation of interconnect
delay can result when the interconnect resistance dependence on actual device layer
temperature is ignored. Increasing delay in the wires leads to poor pre-layout estimates of
delay. Wire capacitance also varies with wire density in 3D ICs [92], impacting the early
buffer estimates and thus, the total delay evaluation. This can lead to incorrect values used
in a cost function that governs the process of 3D IC floorplan optimization.
To prevent this, in our work, thermal-aware interconnect parameters are considered.
We also noticed that the increase in wire delay with temperature reduces the buffer
insertion length and increases the number of needed buffers. More buffers with a
considerable increase in buffer delay also impacts interconnect performance. Deriving
from the analysis, the dependence of buffer insertion length and buffer count on
temperature is also analyzed carefully in this work when evaluating the interconnect
performance. Motivated by the above arguments, in this paper, we propose the following.
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Chapter Contributions

• Fast fusion model for vertical thermal profile generation that includes horizontal
temperature dependencies and significantly increases correlation with the more
accurate simulation based tool, Hotspot [1]. The proposed model overcomes the
shortcomings in vertical only model [22] by considering the impact of heat
dissipation from intra-layer modules as well. It quickly evaluates the thermal
goodness of two given 3D floorplans, for comparison. Results of comparisons are in
excellent agreement with the Hotspot tool.
• Design strategy to integrate realistic thermal-aware interconnect performance
evaluation in the 3D floorplanning optimization. We consider the impact of vertical
thermal profile and non-uniform wire spacing on TSV-aware buffer insertion length.
This strategy enables a more realistic evaluation of the wire delay and hence, avoiding
sub-optimal solution generation.
• Expanding 3D IC floorplanning to allow for in-depth analysis of 3D-interconnect
delay and early buffer count. Estimates are performed under unified RC variations
resulting from rising vertical temperature and varying wire capacitance to quantify
correctly the interconnect performance.

To the best of our knowledge, this is the first work to propose a fast vertical thermal
profile generation considering the lateral heat impact, highly correlated with Hotspot tool,
that can be easily integrated in the already time intensive 3D optimization cycle. This is
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also the first work to incorporate and analyze the impact of individual device layer
temperatures on the 3D interconnect performance.
The rest of the chapter is organized as follows. Section 9.4 briefs about the 3D
floorplanning flow and buffer insertion. The proposed fusion method of simplified vertical
thermal model and thermal goodness evaluation is described in Section 9.5. The influence
of temperature and interconnect density on 3D interconnect performance is discussed in
Section 9.6 along with the 3D floorplanning fitness parameters used in this work. Section
9.7 presents the experimental results and chapter conclusions are given in Section 9.8.
9.4

Preliminaries
Floorplanning is an important step in physical design of integrated circuits and even

more important for 3D system. Floorplanning fixes geometrical locations for all circuits
blocks to optimize a predefine cost function that describes quality of the floorplan.
Floorplanning in a major way influences delay and locations of hotspots in a 3D system.
All the floorplans, in this work, were generated by a non-deterministic, evolutionarycomputation based floorplanning tool described below in Section 9.4.1 using evolutionary
computation. All the interconnect performance evaluations were done on four-tier
floorplans generated for GSRC benchmarks.
9.4.1 3D IC floorplanning

The proposed fusion model is integrated on top of the non- deterministic 3D
floorplanning tool [64] encompassing TSVs and modules co-placement. This tool was built
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upon the 3D floorplanner in [65], which is an extension of the 2D floorplanning software
developed by Wang et al [66]. In this 3D floorplanner, nets are assigned to TSV islands
within the optimization stage. Careful buffer injection is completed at each iteration step
before interconnect delay is estimated. TSVs are included in the wire delay estimation for
buffer insertion. The generated floorplans are used to evaluate each device layer’s average
temperature using the proposed fusion model in each optimization cycle. The interconnect
parameters are calculated as a function of the device layer average temperature and used
in the subsequent iteration to compute thermal-aware interconnect delay. The final
floorplans are then used to evaluate each device layer’s peak temperature using the wellknown Hotspot [1] tool. For all our analysis, we assume that the heat sink is on the top of
the 4-layer 3D IC stack (Layer 0 is the farthest from the heatsink). The floorplanning tool
uses TSV locations and delay, non-uniform interconnect density across multiple stacked
device layers to assess and optimize the buffer count and delay [92].
We assumed 45 nm technology node and module power density in the range of 105 107 W/m2 [22]. As the floorplanning benchmarks do not include module power density
values, random power density values from the assumed range were assigned to all modules
in all benchmarks. Once assigned, power density values of all modules remained the same
for all experiments. Since module activity information is not available either, one can
assume that average power activity is included in the power density values.

9.4.2 Correlation coefficient
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The correlation coefficient is used as a measure to compare our 3D floorplan average
temperature evaluation (K) with the Hotspot tool’s peak temperature (K). Correlation
coefficient, r, is a unit less metric with a value between -1 and 1. It is described in Section
8.3 and is given by,
𝐫=

𝟏

𝐗

𝐘(𝐗m𝐗) ∗ (𝐘m𝐘)

𝐤m𝟏

𝐒𝐱 𝐒𝐲

(9.1)

-1 ≤ r ≤ 1
In Eq. 9.1, k represents the number of samples, 𝑋, 𝑌 are the mean and SX and SY are the
standard deviation of the sample data of variable X and Y, respectively. The stronger the
two variables are correlated, the closer the value r is to 1. If the two variables are inversely
correlated, r is closer to -1. An r value of 0 implies no correlation between the two
variables.

9.4.3 Buffer Insertion Length (BIL)

The insertion of buffers along a long wire to reduce delay is called buffer insertion. BIL
is the minimum required distance between consecutive buffers. Placing an optimally sized
buffer reduces the delay of the corresponding un-buffered wire. A serious drawback of
excessive use of buffers is that these large buffer gates add to power consumption and also
occupy non-negligible silicon area. If not optimized, a large number of buffers may even
degrade the overall interconnect performance as buffer delay dominates wire delay in
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shorter wires at higher temperatures. In this work, we adopt the buffer insertion
methodology proposed in [71] for our buffer count estimates.
The nomenclature and all the c parameters used in this work are listed in Table 19 and
20 [74] [75] respectively.
Table 19: Nomenclature

Symbol

Description

Units

VM

Vertical thermal model [1]

--

TGV

Thermal Goodness Value

W/m2

Proposed fusion of VM and
V MT G
Tpeak

-TGV
Peak temperature of 3D IC

K

Average device layer
Tavg_L

K
temperature

Rth

Thermal resistance

K/W

Total wire delay at room
D/Droom

ns
temperature
Total wire delay at device layer

DT/DTavg

ns
average temperatures
Total wire delay at device layer

DTC

average temperatures considering
variation in wire capacitance
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Table 20: Technology Specifications Used in our Experiments

Symbol

𝑅w

Description

Value

Unit length wire resistance

0.29-0.66

(M4-M6)

Ω/µm

Unit length wire resistance at
Rw(T)

𝐶w

varies
device layer temperature
Unit length wire capacitance

0.173- 0.176

(M4-M6)

fF/µm

Unit length wire capacitance
Cw_ID

with varying interconnect

varies

density (ID)
R

Buffer output resistance (8x)

300 Ω

C

Buffer input capacitance (8x)

6.65 fF

S

Buffer size

8x

𝑝inv

Parasitic Capacitance Factor

0.5

a

Switching activity

0.1

VDD

Supply Voltage

0.9 V

tSi

Silicon thickness

150 µm

tTIM

TIM thickness

20 µm

tSiO2

Dielectric thickness

800 µm
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Unit wire resistance at
Rw(T)

9.5

varies
temperature T (Ω/µm)

k

Thermal conductivity (Silicon)

100 W/m-K

#DL

Total device layers

4

MW

Metal width

140 nm

MT

Metal thickness

252 nm

MS

Metal spacing

varies

TSVdia

TSV diameter

3 µm

TSVAR

TSV Aspect Ratio

10

TSVp

TSV pitch

6 µm

Rc

TSV contact resistance

10

Fast Fusion Model for Improved Temperature Correlation

9.5.1 Simplified Vertical Thermal Model [22]
For generating a quick vertical temperature distribution of a 3D-IC, we adopt the simple
vertical temperature model (VM) proposed by Cong et al [22]. In the VM, the whole chip
is divided into vertical tile stacks as shown in Figure 52(a). Stack-wise temperature
(highlighted in red bounding box) analysis is then performed by forming an Elmore-delaylike closed-form formula for the temperature increase at the desired node as shown in
Figure 52(b).
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The temperature at node n can be written as,
𝑇] =

]
\p.(𝑅,-_\

]m.
Ëpa 𝑃Ë )

+ 𝑅Õ (

]m.
Ëpa 𝑃Ë )

(9.2)

In Eq.9.2, Rth represents the thermal resistance (0C/W) and Pj is the power density of a tile
in the stack on layer j. Pj is the assigned cumulative power density of the modules
overlapping
a given tile based on the 3D layout. The thermal resistance, Rth is calculated as,
Rth =

,
¶∗¾

(9.3)

Fig. 52. (a) 3D tile stack array (b) Single tile stack analysis

where t is the thickness of the layer, k is the thermal conductivity of silicon and A is the
cross-sectional area perpendicular to the heat flow. This vertical thermal model (VM) is
often used to evaluate the peak temperature, Tpeak of a 3D IC in thermal-aware 3D
floorplanning. However, the peak temperature calculated using VM is reported to have a
correlation of only 0.8 [21] with the more accurate simulation based tool like Hotspot [1].
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9.5.2 Thermal Goodness Evaluation of 3D IC

In order to more effectively and faster prune thermally unfavorable 3D solutions in the
optimization flow, we proposed a power-based metric called thermal goodness value
(TGV) in our prior work [93]. The TGV has a good correlation of 0.96 with the Hotspot
tool. TGV aims to distinguish which of two given floorplans has a better thermal-aware
module placement using a simple power-based measure that can be calculated in a very
short time (29X faster than Hotspot).
In this approach, the power densities of modules, PDi are first assigned to cells of nxn
grid, on device layer l based on the generated 3D layout. We use the proportion of area
occupied by the module in the underlying grid cell to calculate how much of the module
PD is assigned to the grid cell, PDg. These grid cell power densities, PDg, are then updated
as PD’g, considering the impact of intra-layer and inter-layer neighbor grid cells on each
grid cell under test (GUT). Based on the location of the GUT, it can have 1 or 2 neighbors
in both x and y direction and 1 neighbor cell in the vertical direction z on device layer l-1
as shown in Figure 53. Since the primary heat flow path from hot layers towards the
heatsink (bottom to top) is much stronger than the secondary heat flow path towards the
package (top to bottom), the secondary heat flow from layer l+1 to layer l is ignored.
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Fig. 53. 3D thermal goodness evaluation model

The final modified power density, PD’g of the grid cell g is given in Eq. 9.4. The first
term in Eq. 9.4 represents the internal PD of the grid cell g under test, second and third
terms represent the PD contributed from the intra-layer neighbor grid cells in x and ydirection respectively and the last term represents PD from neighbor cell in the vertical
direction z.
PD′Ù = PDÙ +
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(9.4)

The dist_z is the vertical distance for the heat to move between layers. It is the combined
thickness of the active layer (Si), back-end-of-line (SiO2), and the Thermal Interface
Material (TIM). Here tx and ty are the number of intra-layer neighbors of GUT in the x- and
y-direction. The sign of the power value of the neighbor grid cells, , 𝑃g• and 𝑃gÄ , is
determine based on a simple comparison with 𝑃𝐷g , power density of GUT as shown below.
PÙ• , PÙß > 0

if

PÙ• , PÙß > PDÙ
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PÙ• , PÙß < PDÙ

(9.6)

After power density values of all the grid cells, gij, on all the device layers are updated, we
calculate the total power intensity within a given region on a device layer using 2x2 subgrid windows, SGs, (total power of a 2x2 window) given by Eq. 9.7.

Sub grid sum(SGs) =

C›.
C

ç›.
g Cç
ç

(9.7)

where, i and j represent the row and column of the lower left grid cell of a 2x2 sub-grid on
and nxn grid, and subscript s represents the window number). The sub-grid with the largest
sum corresponds to the hottest region on the chip. The total of power in all 2x2 sub-grids
on device layers, l, in the 3D chip is the required thermal goodness value given by Eq. 9.8.
TGV =

L
Qpa(

(Um.)¢
SGG )Q
Gpa

(9.8)

TGV (sum of all 2x2 windows) as an optimization parameter aims for overall better heat
spread when used in floorplanning such that no sub-grid of a given size has a large sum.
Thus, TGV can be used to evaluate the thermal goodness of the generated 3D floorplan as
an alternative to time-intensive peak temperature calculation.

9.5.3

Proposed Fusion of VM and TGV
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To evaluate the interconnect delay as a function of temperature we need to have a
device layer temperature. In the original VM model, the input for evaluating layer
temperature is the actual power densities of modules assigned to a n x n grid. However,
from our experiments we observed that the VM generated temperatures (Tavg, Tpeak), are
weakly correlated (0.85 and 0.6) with Hotspot tool. Though TGV has a high correlation
(0.96) with Hotspot, it is only a power based metric. For a thermal-aware interconnect
delay evaluation, we need a temperature value that is well correlated with Hotspot.
Therefore, we would like to improve VM’s Tavg correlation using TGV. When the TGV
updated power densities were used as inputs to the VM, we achieved a much better
correlation with Hotspot as compare to just VM. We named this approach VMTG. This is
done to overcome the shortcoming of ignored intra-layer thermal impact in VM. The

Fig. 54. Flow of proposed fusion methodology VMTG: 1-dimensional heat flow analysis on TGV
model
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proposed fusion methodology of VMTG will have a high correlation with Hotspot for
using TGV and will calculate the required device layer temperatures by using VM. In the
process of TGV evaluation, the intra-layer heat dissipation from neighbor cells is also
considered unlike VM. The overview of the proposed methodology is shown in Figure 54.
In the proposed fusion model, after assigning module power densities to the grid cells,
power density of each grid cell is updated as given by Eq. 9.9.
PD′Ù = PDÙ +
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where, PDg is the power density assigned to a grid cell, PD’g is the updated power of a grid
cell, A is the cross-sectional area perpendicular to the heat flow and tx, and ty represent the
neighbor grid cells for the GUT. Since VM already considers the vertical heat flow, we
ignore the power density contributed in the z-direction in Eq. 9.9. Now, these updated
power densities form the input to the vertical temperature model (VM). The stack-wise
temperature analysis is then performed on all (l*n2) stacks, where l is the total number of
device layers in a 3D-IC. At the end of the analysis, the thermal distribution of a n x n grid
on each device layer is available. Now, the average temperature, Tavg, on a device layer Li,
is computed as,
𝑇vëg_š• =

§
•ÂÅ

§
ÄÂÅ '•Ä
]¢

(9.10)

In Eq. 9.10, i and j are the rows and columns of a n x n grid on layer Li. We use this 𝑇vëg_š•
to update the metal resistance on each device layer for individual net delay evaluation,
described in the next section. Please note that TGV is a power factor measured in (W/m2)
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while all other metrics evaluated using Hotspot [1] and VM [22] model are temperatures
(K).
9.6 Accurate 3D-interconnect delay evaluation

The 3D interconnects spans across inter-blocks and between different tiers. The
considered layer-wise delay distribution includes the 3D nets realized with TSVs and 2D
wires. The number of buffers on a device layer also depends on the TSV position [64]. The
delay, D, of a buffered 3D interconnect with TSVs is given by the Elmore-delay in Eq.
9.11 [71].
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where, N and Ntsv represent the number of buffered segments and number of TSVs in the
wire respectively, W represents the buffer size and l represents the length of the wire to be
buffered. Please note that 3D nets, in our analysis, are only buffered if they yield shorter
delay than being unbuffered. Ratio

s
&

represents the buffer insertion length (BIL) [71] and

is given by,
BIL =

s
&

=

8(ð∗ñ .› ò•žó › %°¯¨ &°¯¨ Y°¯¨ )
ðô ñô
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In Eq. 9.12, Rtsv and Ctsv represent the TSV resistance and TSV capacitance, respectively.
Rtsv is the summation of material resistance and TSV contact resistance. TSV contact
resistance highly dominates the TSV material resistance and hence the influence of
temperature on TSV material resistance is ignored to save runtime. R and C represent the
output buffer resistance and input buffer capacitance, respectively. Cw and Rw represent the
unit-length wire capacitance and resistance at room temperature, respectively. As stated
earlier, for buffer count estimation we adopt the buffer insertion scheme proposed by Abrar
et al. [71] In their approach, buffer insertion is done separately on each device layer. We
assume a constant buffer size of 8X throughout this work as the buffer sizing is not the
focus of this paper.

9.6.1

Influence of temperature on wire resistance

If thermal effects are taken into account, the interconnect resistance must be expressed
as a function of temperature. Usually, a linear model is accurate within the range of onchip operating temperatures. We assume the capacitance and thermal conductivity of the
metal are constant with temperature. To avoid over estimating the delay using peak
temperature, the device layer’s average temperature, Tavg_L is used throughout this work to
evaluate delay as a function of temperature, DTavg_L. The wire resistance at device layer
temperature, Rw(T) is given by Eq. 9.13 [94]
Rw(T) = Rw(1+b(T-To))
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where, Rw is the unit wire resistance at reference temperature, b is the temperature
coefficient of resistance of the metal, T0 is the reference temperature (room temperature,
27oC) and T is the average temperature the device layer. The calculated Rw(T) for the given
device layer is used in Eq. 9.11 in place of Rw to calculate the delay of wire on that layer.

9.6.2

Influence of interconnect density on wire capacitance

The placement of blocks and TSV islands on a 3D layout influences the interconnect
density and thereby the wire capacitance. We estimate the wire spacing [87] on metal M4
at the 45nm technology node to compute the wire capacitance on each device layer. The
interconnect density (ID) on a device layer is first calculated as the ratio of average wire
length to 3D footprint area, which defines the maximum available routing area. This
varying interconnect density across multiple device layers is then used to estimate the wire
spacing on each device layer separately. The wire spacing is defined by the ratio of
interconnect densities with respect to maximum density value [87]. The intermediate
device layers have the maximum wire density and therefore minimum spacing, resulting in
maximum capacitance.

9.6.3

Impact of Rw(T) and Cw_ID on buffer insertion length

Since, the positions of TSV islands and blocks after each floorplanning run are
different, the average device layer temperature on each 3D tier is also different. Due to
varying temperatures and wire capacitances, the optimal buffer insertion length will not be
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the same either. Hence, it is important to evaluate the buffer insertion length separately on
each device layer after every iteration.
The needed number of buffers depends on both varying parameters; wire resistance
varying with temperature (Rw(T)) and wire capacitance varying with interconnect
density(Cw_ID). Therefore, it is important to incorporate the influence of both effects in the
design formulas. To better understand the impact of Rw(T) and Cw_ID on BIL and buffer
count, let us consider a 1000µm long wire spanning from DL1 to DL0 as shown in Figure
55. Let a TSV of 40 Ω contact resistance connect these wire segments through silicon
between device layers 0 and 1. If BIL is computed using room temperature parameters, the
buffer count on this wire will be 3 as shown in Figure 55(a). However, if the average
temperature of the DL1’s is 120oC, and we consider only temperature effect on wire, BIL
decreases and the buffer count increases to 4, as shown in Figure 55(b). Figure 55(c) shows
the combined impact of temperature increase and capacitance decrease due to reduced
interconnect density reducing on DL0. In such case the buffer count is reduced to 2.
In case 55(c), the impact of interconnect density dominates over the thermal effects on
BIL. However, this is not always the case. The number of buffers on a device layer may
increase or decrease subject to the layer’s temperature and wire spacing. Therefore, it can
be observed that using a constant BIL at room temperature can lead to significant
underestimation or overestimation of the buffer count and thereby impacting the overall
interconnect delay evaluation guiding the optimal floorplan selection.
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Fig. 55. Location of inserted buffers in a 1000um line (45nm technology node) (a) standard BIL
at room temperature (b) temperature-aware BIL varies with only Rw(T) variable (c) temperatureaware BIL varies with both Rw(T) (device layer average temperature) and Cw_ID (non-uniform
wire density)

9.6.4

3D Floorplan Evaluation

The total delay is a more precise optimization objective than minimizing wire length
[64] and the number of TSVs separately. Abrar et al., [64] show a delay reduction of up to
12% and improved solution quality using delay-aware floorplanning. In addition, the delayaware approach also effectively includes the impact of TSV RC delay on the delay of a net.
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Therefore, our 3D floorplan evaluation is guided by a delay-aware cost function, the
estimated delay using wire capacitance-aware and temperature-aware buffer insertion.
We use two floorplanning cost functions as shown by Eq. (9.14) and Eq. (9.15).

CF1= a*Area + b*Delay

(9.14)

CF2= a*Area + b*DelayTavg + g*TGV

(9.15)

a, b and g are the tuning parameters. CF1 optimizes only area and delay. CF1 tries to
reduce delay by packing the modules as tightly as possible and it can result in very
nonuniform temperature distribution. Therefore, CF2 includes TGV as an optimization
parameter to balance the solution quality from a temperature perspective and enable a better
power spread throughout all the layers of the 3D-IC. CF1 is used with all room temperature
parameters, and also using actual device layer temperature. While CF2 optimizes the delay
at device layer temperature only. The weights of a and b were fixed at 1 and 100
respectively as they have better minimized the average value of the area and delay [87].
We experimented with g weight for TGV in the range of 10 to 50. g=10 has very minimum
effect on the thermal quality of the generated 3D layouts. g >50 yielded 3D solutions with
large increase in area and thus, decreased packing efficiency as shown in Table 21 for n100
benchmark.
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Table 21: Comparison of Evaluation Parameters for n100 Benchmark with g = 40, 45
and 50
n100 Benchmark
g value

40

45

50

Area (x103) (µm2)

6.4

6.5

6.8

Packing Efficiency

81.4

80.9

76.2

Total Delay(ns)

807

802

817

Peak temperature (K)

563

555

546

Therefore, the cost function used in this thesis uses a g weight of 45, which has minimized
the average value of TGV and peak temperature without drastically degrading the packing
efficiency below 80%.
Delay calculated using room temperature parameters is denoted as Droom and using
device layer temperatures as DTavg. Prior works on delay-aware floorplanning do not
consider the thermal impact on delay. Hence we compare our results with and without
thermal optimization using the above cost functions.
Also, for a meaningful buffer insertion, we use the modified (expanded) GSRC
benchmark circuits [71] as shown in Table 22. All buffer insertion results are presented
using these modified GSRC benchmarks. As the chips grow in size and complexity, largescale placement is essential to achieve multiple design objectives. Hence, we use these
expanded benchmark circuits in which the size of each block is increased by 100 times and
additional multi-pin nets are included.
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Table 22: Modified GSRC Benchmark for Buffer Insertion

9.7

Benchmark

Block area

# Nets

n100_exp

100x

885

n200_exp

100x

2136

n300_exp

100x

2914

Experimental Results

All the analyzed 3D floorplans were generated using the non-deterministic 3D
floorplanning tool described in Section 2. The 3D floorplanner tool and the proposed
fusion algorithm were developed in C++ and executed on a 4xDual Core Sun SPARC IV
at 1.35 GHz and total 32 GB RAM. TSVs are placed in fixed-size islands and hence,
considered as modules with zero power dissipation for TGV evaluation. All experiments
are done using a white space (WS) of 5% maximum, and an average of 15 runs is reported
for each benchmark.
We first compare the correlation of the standalone VM model, TGV model and
proposed fusion model with the Hotspot tool. Then, we present our floorplanning results
on GSRC benchmarks with the proposed fusion methodology integrated into the
floorplanning flow.
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9.7.1. TGV vs VM correlation and runtime comparison
TGV is fast and its power factor is in good correlation with Hotspot’s peak temperature.
Since TGV’s average run time is up to 575X faster than Hotspot’s on a 256x256x4 grid
[93], it is expected that it will incur much less runtime overhead as compared to using
Hotspot’s peak temperature to guide the 3D floorplanner’s cost function through the
thousands of optimization cycles. Since VM is also fast, we first compare our temperature
alternative TGV (W/m2) metric with VM. Three metrics are compared for correlation with
Hotspot’s peak temperature in Figure 6: (i) Peak temperature, VMTpeak (K), (ii) TGV[93]
(W/m2) and (iii) Average temperature, VMTavg (K). All compared values are for the layer
farthest from the heatsink. Presented results are calculated based on an average of 50
floorplans of GSRC benchmarks.

(a)
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(b)
Fig. 56 (a) Correlation of temperature (peak and average) using VM [22] model and TGV
(power factor) with Hotspot. (b) Runtime comparison of VM vs TGV

In Figure 56(a) on a 64x64 grid size, please observe that the TGV’s correlation coefficient
is greater than 0.9 with respect to the Hotspot tool [1] while VMTpeak has a correlation of
only 0.65. The average device layer temperature using VM, VMTavg has a better correlation
of 0.84 as compared to VMTpeak. Thus, TGV is calculated in our 3D floorplanner at every
optimization cycle and is used in the cost function.
Figure 56(b) shows the runtime for each of the discussed cases. The runtimes
presented in Fig 56(b)are the time taken for estimating the TGV’s power metric and
temperatures (avg. and peak) using VM. Even on a grid size of 64, TGV is approximately
30% faster than VM with peak and with average temperatures. Since the VM’s model for
temperature estimation is the same for peak temperature and average temperature, their
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runtimes are similar. In TGV there is no need for power to temperature conversion and that
can explain the shorter TGV runtimes. Please note that using a grid size of 32, TGV retains
the correlation greater than 0.9 and yet saves 71% run time as compared to a grid size of
64. Therefore, for all our analysis of the thermal-aware floorplanning tool presented in this
work, we use a grid size of 32. TGV is used as an optimization parameter as it is still
highly correlated with the Hotspot tool, has a higher correlation factor than VM and is 1.4X
faster than VM (both average and peak). 3D floorplanning runtime and time used for
converting the 3D layout to grid are not included for a fair comparison.

9.7.2 Fusion model correlation with Hotspot tool

TGV is useful as a thermal goodness measure of a floorplan but since it is based on
power densities it does not provide temperatures for the device layers that are needed to
calculated temperature dependent parameters. The average layer temperature is required to
update the interconnect resistance, Rw(T) at each floorplanning run. The proposed fusion
method, VMTG, shows improved correlation with Hotspot tool over of VMTavg for the
average device layer temperature. The temperature correlation trend for 55 floorplans of
n100 benchmark with respect to Hotspot tool using the fusion model, VMTG, is shown in
Fig 7. The reported peak temperatures (shown in black on Fig 7), on chosen floorplans, are
simulated using Hotspot while the average temperatures (red) are computed using the
fusion model, VMTG with a grid size of 64.
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Fig. 57. Improved correlation of VM using VMTG with Hotspot tool

In Figure 57, floorplans from different stages of the non-deterministic optimization
algorithm are taken to show a wider temperature range. The average of the computed
temperatures (Tavg) on the hottest layer is used to compare with Hotspot peak temperature.

(a)
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(b)
Fig. 58. Temperature correlation comparison between Hotspot and (a) standalone VM model and
(b) proposed fusion methodology VMTG

Each point on Fig 57 represents a temperature value for one individual floorplan. The
points are connected with by a line to allow for a better visual observation of the very close
correlation between the two methods. In Figure 58, we show the improved correlation using
VMTG, we compare the temperatures of a subset of floorplans from Figure 57 highlighted
in dotted line. The floorplans temperature in Figure 58(a) using original VM model are
highly non-uniform with respect to the Hotspot’s peak temperature and thus have a
correlation coefficient of only 0.6. The trend of the floorplans temperatures is improved in
Figure 58(b) with correlation coefficient of 0.9 using our proposed fusion methodology
VMTG. Our temperature range is slightly lower than Hotspot because we are comparing
average device layer temperature to the peak temperature. For a fair comparison with VM
[22], in our model we use a Si substrate of 50µm thickness (vs 150µm thickness used in
Hotspot). Thus, it is important to look at the temperature trend rather than the absolute
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values. This combined model achieves a very high correlation of 0.99 with Hotspot’s peak
temperature. This implies that if we use our proposed model, VMTG, through the nondeterministic floorplanner iterations the same better temperature-aware solutions are
chosen as they would be when using Tpeak evaluated by the much more time-consuming
Hotspot tool. This re-iterates that our model can quickly and correctly guide the 3D
floorplanner in finding a better thermally optimized 3D solution.
9.7.3 3D floorplanning with VMTG

(i) Delay based on room vs device layer temperatures
There could be a significant underestimation in evaluated interconnect delay when
thermal impact on interconnect performance is not considered. Table 23 compares delays
calculated with RC parameters at room temperature, Delayroom, and at evaluated actual
temperatures, DelayTavg. It shows the approximate percentage of underestimation of
interconnect delay in GSRC benchmarks due to using the interconnect parameters’ values
at room temperature.
Table 23: Interconnect delay comparison at room temperature vs device layer
temperature

Benchmark

n100

n200

n300

n100
_exp

n200
_exp

n300
_exp

Delayroom (ns)

0.51

0.85

1.37

71.3

81.6

100.8

DelayTavg (ns)

0.71

1.16

1.90

101.7

117.1

145.6

percentage
underestimation

37.6%

37.3%

39.2%

42.6%

43.5%

44.4%
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Please observe that there is at least 38% underestimation on average in GSRC benchmarks
and this underestimated delay increases to 43% in larger benchmarks (GSRC expanded).
This emphasizes the importance of considering the ignored impact of vertical thermal
gradient on 3D interconnect performance with continued scaling beyond Moore. Our 3D
floorplanner thus, incorporates these thermal effects with fitness functions given by Eq.
9.14 and Eq.9.15 and the results are presented below.

(ii) CF1 vs CF2

The influence of TGV on quality of 3D floorplanning solutions is demonstrated using
GSRC benchmarks in Table 24. In Table 24, we compare optimized interconnect delay
values using CF1 and CF2. All peak temperatures in Table 24 are evaluated on final
floorplans using the Hotspot tool.

Table 24: Comparison of total interconnect delay using CF1 and CF2 in GSRC
Benchmarks. TSVDIA= 3µM, TSVAR = 10, TSVP = 6µM, WS =5%
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We analyze three cases to optimize the delay and generate final 3D floorplans. The area,
delay and peak temperature of the final floorplans are reported in Table 23. The device
layer temperatures are estimated through our fusion model in each floorplanning iteration
and are used to calculate the interconnect parameters at their respective layer temperatures.
These update wire RC are then used to calculate the delay in Table 23. The reported peak
temperatures are calculated on the final floorplans using the Hotspot tool. An overview of
the cases analyzed is given below:
Case 1: CF1and delay parameters calculated at room temperature parameters, Case 2:
CF1 with delay parameters at device layer temperature and Case 3: CF2 that includes TGV
to the objective function and delay’s parameters evaluated using device layer temperatures.
Case 1: (CF1room) The 3D floorplans generated for this case are our baseline case (CF1room).
This is because, all prior works on delay-aware floorplanning use room-temperature
parameters to calculate the delay. However, as it was explained before DelayTavg, not
Delayroom, is a much better estimation of the delay value in actual design. Therefore, for a
fair comparison between the three cases, we report the delay computed at the device layer
temperature for Case 1 as well. Please note that the fitness function is still guided by the
delay at room temperature in this case.
Case 2: (CF1Tavg) The delay component, in the cost function is calculated using parameter
values at device layer temperature. It is important to note that the total interconnect delay
is better optimized when the thermal impact on interconnect delay is considered. A
reduction of 2.6% is achieved in the thermal-aware interconnect delay when delay at device
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layer temperature is used to optimize the 3D floorplan as compared to using
Droom in fitness evaluation. This reduction is attributed to better packing and better heat
spread as well. This is evident from the 0.7% decrease in peak temperature and very
minimum increase in area.
Case 3: (CF2) TGV is added to a cost function to better optimize heat distribution. With
CF2, the peak temperature reduces by 2.5% and delay decreases by 5%. The reduction in
interconnect delay in this case is attributed to the decrease in temperature due to thermal
optimization using TGV. These improvements in delay are in addition to the already
reported reduction in interconnect delay reported in [64] with delay-aware floorplanning
as compared to the typical wire length-aware floorplanning. Even from a peak temperature
perspective, our results are better optimized as compared to [20][21] without having to
reserves or re-distribute white spaces. To better understand the role of TGV in solution

Fig. 59. Impact of using TGV as an optimization parameter in fitness evaluation. Thermal
hotspots are either reduced or better spread out
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selection of 3D floorplanning, we show the thermal maps of final floorplan of a 4-layer 3D
IC of the n100 benchmark in Figure 59. It is visually evident that using CF2 in Figure
59(b), the concentrated hotspots using CF1Tavg (Figure 59(a)) are either reduced or are
better spread out. Therefore, it suggests that including TGV in the cost function helps to
generate better thermal-aware solutions.
9.7.4 Influence of interconnect density and temperature on interconnect delay and
buffer count

The combined impact of interconnect density and device layer temperature can be
observed in larger benchmarks that require buffer insertion. The results of total
interconnect delay and estimated buffer count in _expanded GSRC benchmarks are
compared in Table 25. Three cases are considered here using CF2 cost function. These
cases include delay evaluated using CF2 - (i) D, delay at room temperature, (ii) DT, delay
at device layer temperature and (iii)DTC delay at device layer temperature and varying
wire capacitance. Since TGV was shown to be an important objective factor in the previous
discussion, cases 2 and 3 in this section include TGV in 3D floorplanning cost function.
The first case D, is our baseline for comparison. Delay at room temperature is reported in
this case. The second case, DT, helps to understand the impact of temperature alone on
total interconnect delay and buffer count. The combined impact of interconnect density and
temperature can be seen in the third case, DTC.
In Case 1, One can observe the significant underestimation of delay in case of room
temperature when compared to Case 2 and Case 3. The substantial increase in the buffer
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count of 4.5x and 3.6x in Case 2 and Case 3, respectively, is noteworthy. This is because
when a vertical thermal profile is considered the buffer insertion length (BIL) is shorter
and varies on each device layer as compared to the baseline’s fixed BIL. The non-uniform
wire density considered in Case 3, appears to counteract this increase in delay and in the
number of buffers in Case 2. This reduction is caused by the increased wire spacing on top
and bottom layers due to smaller routing congestion. The buffer counts reported in Table
25 are significantly lower than values reported in [85][71]. This is because instead of
segmenting all wires, we only segment a wire to insert buffers if it achieves a reduction in
delay compared to the unbuffered wire. The buffer counts in Table 25 indicate the increased
error in estimating buffers when room temperature parameters are used and thus need to
be further explored.
Table 25: Total delay and buffer count comparison in expanded GSRC benchmarks using CF1
and CF2. TSVDIA= 3µM, TSVAR = 10, TSVP =6 µM

Though the overall interconnect delay decreases with DTC, Case 3, when compared to DT,
Case 2, it is equally important to understand its impact on individual device layers.
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Therefore, the wire distributions of buffered interconnect delay, in n100_exp benchmark,
on each device layer in all three cases (D (blue), DT (red), DTC (green)) are shown in
Figure 60 along with the total number of nets on all device layers in each case. Device layer
(DL) 0 is the farthest from heat sink, and DL 3 is closest to heat sink. The x-axis represents
the wire delay and the y-axis represents the number of nets in a given wire delay range.
The number of nets are computed as sum of 3D nets and 2D nets. A net is still counted as
one net after it is divided into smaller segments by buffer injections. So any changes in the
number of nets between the three cases is due to different distribution of modules between
device layers.
To minimize total delay, DTC (Case 3) reduces the number of long nets as compared to
Case D and Case DT on the hottest device layer, DL0, and increasing the number of long
interconnects of the coolest layer, DL3, this is because the increase in wire resistance due
to temperature reduces the BIL, thus reducing the interconnect delay on DL3. DL2 in
Figure 60(b) is more wire spacing limited than any other device because it’s the closest
intermediate layer to heat sink (desired for high power modules) and thus has high wiredensity resulting from the intra-layer nets and as well as the inter-layer nets spanning the
3D IC. This will result in long delay wires on that layer. When TGV is used and DTC is
optimized through the floorplanning optimization cycle, many nets with medium-high
delay in Figure 60(b)) are redistributed to DL3 (Figure 60(a)) and DL1 (Figure 60(c)). This
is because DL3 has a lower temperature compared to any other layer and DL1 has better
spacing compared to DL2. These results indicate the importance of using DTC as a
floorplanning optimization goal to improve the interconnect distribution on each device
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layer of a 3D-IC without aggressively increasing the area. As the wire RC variations impact
the number of inserted buffers and thus impact the wire delay, DTC does a reliable job of
improving the accuracy of the estimated delay and buffer count in 3D-IC.

(a)
(b) Total no. of nets on each device layer in each case
DL3
DL2
DL1
D
DT
DTC

306
257
273

418
381
382

305
404
390

DL0
205
273
269

Fig. 60. (a) Wire delay distribution in n100_exp GSRC benchmark on individual device
layers. (b) Wire distribution on each device layer in all three cases (D,DT,dTC)

In Figure 61, the total interconnect delay is shown in all three cases of D, DT and DTC.
Though, the total interconnect delay increases by 12.7% in n100 GSRC benchmark due to
rising temperature profile. But then, it reduces by 14.6% due to the non-uniform wire
density when compared to DT. Therefore, the true increase in wire delay due to temperature
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is 3.8%. If either of the factors of temperature or interconnect density are not considered,
the wire delay is significantly either over- or under-estimated leading to severely suboptimal solutions.

Fig. 61. Total interconnect delay distribution in n100_exp benchmark at room temperature (D),
at device layer temperature(DT) and at device layer temperature along with variation in wire
capacitance.

In addition, it is noteworthy to mention that our runtime penalty is less than 1X using the
proposed thermal-delay-aware floorplanning in the non-thermal 3D optimization. In a few
cases, we even see reduced runtimes with CF2 than CF1 as the floorplanner tends to find
better solutions with reduced peak temperatures faster due to quick early pruning of
unfavorable solutions. Since the change in vertical thermal gradient is not significant with
every run, one can safely use our model to evaluate the temperatures every 100 iterations
to further reduce runtime despite its already acquired speed.
9.8 Conclusion
In this chapter we have shown how the temperature dependence of interconnect
resistance and wire capacitance calculated based on actual wire density impact the 3D
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floorplanning solution quality. The proposed design strategy for a more realistic
performance evaluation during the floorplanning helps in achieving the more accurate
optimization of the circuit performance. With scaling, the wires are much more resistive.
Therefore, without including the vertical temperature profile a prediction of 3D ICs
performance could be strongly over- or underestimated. It also means that quality of 3D
layout solutions generated during early optimization stages of physical design can be
questionable. We also showed that the optimization of interconnect performance, by using
buffer insertion, may give rise to strongly different results over the operating range of
vertical temperature profile of the 3D IC.
Whether the interconnect performance and buffer count are elevated or reduced, our
results show that considering the impact of temperature or interconnect density individually
will not give a real picture. In order to guide the 3D floorplanner for better optimal solution
selection, the combined impact of these factors is needed. Therefore, it is crucial to
incorporate thermal effects and wire density into analysis and design. It is important to note
that the main aim of the proposed fast true thermal-aware interconnect performance
evaluation technique is to efficiently prune thermally unfavorable 3D solutions using a
more realistic interconnect delay evaluation. Our results provide new insights into the
thermal design space of 3D ICs, and the important role of thermal impact on design
parameters in generating improved quality layouts.
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Thermal Management in 3D Designs using Graphene based TIM to counteract
thermal impact on 3D interconnect performance
This chapter is published in IEEE-NMDC, 2018.
S. K.Vendra and M. Chrzanowska-Jeske, “Thermal Management in 3D IC Designs for NanoCMOS Technologies: Analysis on Graphene- vs. Graphite-based TIM,” in 2018 IEEE 13th
Nanotechnology Materials and Devices Conference (NMDC), Oct. 2018, pp. 1–4. doi:
10.1109/NMDC.2018.8605929

10.1 Introduction
The previous chapter focused on thermal management of 3D ICs in early physical
design stages by adopting thermal-delay aware floorplanning. This chapter investigates at
the package level, an additional intermediate layer and its suitable materials to help
alleviate the thermal dissipation problem in 3D ICs. Few works in literature discuss the
suitable materials for the TSVs for effective vertical heat conduction. Carbon nanotubes
(CNT) are one of the most widely-accepted among them. Other papers focus on the design
and materials of the heat spreaders in 3D ICs. With its very high thermal conductivity of
3000-5000 W/m-K, graphene was early explored in 2D designs as a material for heat
spreaders. Barua et al., [95] explored graphene based heat spreaders in 3D ICs and
discussed simulation results of monolayer and few layer graphene (FLG) in substantially
reducing the on-chip temperature. Though the thermal interface material’s (TIM) role in
3D ICs is little known, authors in [96] recently investigated graphite based TIM in the 2D
chips.
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Fig. 62:3D-IC configuration with (a)TIM and (b)TIM and IL

Authors in [97], consider the 3D IC configuration and in addition to the heat spreaders and
TIM, , insert an intermediate layer (IL) of graphene at each device level in 3D IC, as shown
in Fig 62 (b). They claim that it will help in EMI shielding and effective heat spreading.
However, no practical or theoretical results have been published in support of this claim.
In this final chapter, we investigate various 3D IC configurations with three
different TIM and IL materials. This enables the exploration of thermal management in 3D
ICs at package level. We consider monolayer graphene, graphite and copper, and we vary
thickness of these layers to see if IL of graphene really helps in heat spreading. We also
discuss the need for optimization in thermal conductivity and thickness needed to see a
reduction in chip peak temperature.
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10.2 Graphene/Graphite/Copper Intermediate Layer Properties
With their high thermal conductivity, graphene and graphite can aid the state-ofthe-art thermal optimization techniques in 3D ICs. We investigate how an additional carbonbased Intermediate layer, IL in 3D IC configuration, will

help

in

reducing

the

unacceptable high peak temperature. The thermal properties of the considered IL materials
are thus discussed. The thermal conductivity, κ of a material relates the heat flux per unit
area, q(W/m2) to the temperature gradient as given in Eq 10.1.
q = - κ∇T

(10.1)

The negative sign in the relationship indicates the heat flow from high to low temperature.
Graphene is known for its superior heat conducting ability with a very high in-plane (along
x-y plane) thermal conductance of 3000-4000 W/m-K, as given in Table 26 and shown in
Fig. 63. Due to this worthy thermal property of graphene, Du et al., [97] put forth the idea
of better heat dissipation in 3D-IC with an inter-die layer of graphene. However, it is
important to note that the heat flow in cross-plane (along z-axis) of graphene is weak and
limited by the inter-plane van der Waals interactions. The high thermal conducting property
becomes merely ~6 W/m-K for cross-plane conduction and actually becomes a vertical
thermal dissipation bottleneck.
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Fig. 63: Weak inter-plane van der Waals interactions in the cross plane direction of Graphene
(along z-plane)

On the other hand, >1000 W/m-K thermal conductivity of graphene for lateral heat
spread is achievable only in its purest form, which is challenging to fabricate and also
cannot be suspended freely in 3D ICs. When graphene is supported by SiO , the in-plane
2

heat conducting property of graphene degrades to ~600 W/m-K [98], yet still higher than
other metals like copper with κ of 389 W/m-K. With κ of 500 W/m-K, with its relatively
ease of fabrication, graphite, another possible IL material, is thus also considered in our
experiments to enable a good density of the carbon material for vertical heat conduction.
Though metals like copper have lower in-plane κ value compared to graphene, it has to be
noted that unlike graphene, copper exhibits the same κ in cross-plane as well. Hence, these
three materials are used in our work to investigate the effect of additional IL in 3D IC heat
removal in the following sections.
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Table 26: Material thermal properties in 3D-IC

Material

Thermal conductivity (W/m-K) Thickness(m)

Pure Graphene

4000

3.35E-10

Supported Graphene (on SiO )

600

3.35E-10

Graphite

500

3.35E-10

Copper

389

3.35E-10

Si substrate

142.8

0.00078

TIM

4

2.00E-05

2

10.3 3D-IC Layer Configuration Test Cases

We use HotSpot [1] to simulate temperature distribution, in GSRC benchmarks, for
various configurations of 3D IC layers with the IL introduced between the TIM and Si
substrate. The test cases considered in our analysis are given in Table 27. With Fig. 62(a)
being the baseline (TC 0) configuration as highlighted in Table 27, we look at cases with
IL introduced (Fig 62(b)) of different materials and thickness.
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Table 27: Simulated test cases using HotSpot Tool

Test Case # Configuration
TC 0

Default TIM

TC 1

TIM +Graphene

TC 2

TIM + Graphite(with TIM thickness)

TC 3

TIM + Copper(with graphene thickness)

TC 4

TIM + Copper(with TIM thickness)

TC 5

Graphite-based TIM

TC 6

No TIM, only monolayer Graphene IL used

In TC1, an IL of monolayer graphene is used and simulated with a κ of 600 W/mK. While this case suffers from the weak van der Waals interactions, we consider graphite
as IL material with thickness equivalent to the TIM to enable vertical heat conduction.
Copper, with its property of maintaining the same κ value in-plane and in cross-plane
direction, is also studied with varying thickness of TIM and monolayer graphene. TC 5 and
6 are variations of the baseline configuration with different TIM materials and no IL. We
also investigate for the critical thickness of the IL beyond which the 3D-IC peak
temperature will not decrease any further. The benchmark floorplan for each material case
is simulated. We start with a graphene monolayer and then increase the thickness by a
single layer for each run until the peak temperature reduction is saturated. These cases
provide a useful insight for 3D IC designers to understand how the temperature of a 3D IC
is altered with these materials and configurations. All the thermal simulations are done with
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Hotspot V6.0 tool [1] at 45nm technology node. GSRC benchmarks of n100, n200 and
n300 are simulated with the above configurations. These benchmarks come with only block
level connectivity data and no power density information. We thus assume power densities
in range of 0.9 to 2.0 W/mm2 which are randomly generated for each block. We take into
account the block size for estimating the block power and a product of the generated power
density and block area is used for the total power of the block. A heat sink is assumed to
be on top of the 3D IC stack in this work.

10.4 Experiment Results

The floorplanner and the HotSpot V6.0 tools were performed on a 4xDual Core
Sun SPARC IV at 1.35 GHz and total 32 GB RAM. The generated final floorplans are used
for thermal evaluation in HotSpot tool.
Our initial intent was to observe peak temperature reduction in a 3D-IC when a
monolayer-graphene is inserted at the interface of inter-die in between TIM and Si.
However, when simulated, the peak temperature spiked up unacceptably. Due to this
increase, graphene’s impact on lateral heat spreading could not be observed. It was evident
from the results that this unusual behavior of graphene is because of its very low thickness
(one atom thick).
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Fig. 64: Peak temperatures in the n200 benchmark for different configurations. Graphite based
TIM achieving the lowest peak temperature can be observed in TC5.

The corresponding increase/decrease of peak temperatures in each configuration compared
to the default case for the n200 benchmark are given in Fig 64. From test cases 1, 3 and 6
it is evident that, irrespective of the material used for the intermediate layer, the peak
temperature of the 3D IC will continue to escalate if the material does not have enough
thickness. This is due to the thermal resistive and capacitive components used in the node
temperature calculation, given in Eq. 10.2.
Cth=area*thickness*volumetric heat capacity

(10.2)

With the direct proportionality to thickness, a low thickness layer cannot store heat
effectively and heat transfer will be only due to the thermal resistive component. Hence
low thickness layers are not able to remove heat vertically, and all the power dissipated
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stays within the Si layer beneath it, resulting in unacceptable temperature rise. The layer
thickness was thus increased in steps, to identify the critical thickness beyond which the
peak temperature reduction will saturate. Multiple simulations are run with TC1, 2 and 3
configurations starting at monolayer of graphene and increasing the layer thickness by one
graphene monolayer for each run until the peak temperature saturates. Results are shown
in Fig. 65. Even with the lowest thickness, IL of copper achieves the lowest temperature
due to its even thermal conduction property in both, in-plane and cross-plane, directions.
Interestingly, all three materials saturate at similar thickness and nearly like peak
temperatures.

Fig. 65: Peak temperature reduction with increasing IL thickness of three different materials in
the sn200 benchmark.
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Our final runs include TC5 with graphite based TIM. No IL is inserted in this case.
Compared to TC1 with TIM and graphite as IL, TC5 achieved very good peak temperature
reduction of 12.84% as shown in Fig. 63. This analysis gives us an insight to the minimum
thickness required and which material’s thermal properties best suit for heat removal in 3D
IC at packaging level.

10.5 Chapter Conclusions

The discussion presented in this chapter aims to understand the impact of graphene
or graphite based IL and TIM in 3D IC thermal management at packaging level. While this
is achieved merely by the material properties, when implemented in conjunction with other
state-of-the art cooling techniques including, micro-channel cooling, thermal aware
floorplanning or graphite-based heat spreaders, a further reduction in 3D IC peak
temperatures can be achieved. For effective vertical heat conduction, a material with decent
thermal conductivity and with good thickness is enough to absorb the heat from the layer
beneath it. However, low thickness of a material with a high thermal conductivity will
hamper the heat removal process rather than aiding it.
Lastly, we propose to further investigate the use of a very promising graphite-based
TIM as an alternative to compensate poor heat dissipation exhibited in 3D ICs. Simulation
results show a peak temperature reduction of up to 56 C. It suggests that, for effective
o
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fabricate method compared to graphene. The simulation results obtained are important for
3D IC designers to take early design decisions and alleviate hotspots even without resorting
to other heat removal techniques.

******* END OF PART B *******

201

Conclusions and Future Scope

Chapter 11

Chapter 11

Conclusions and Future Scope

The increasing complexity and interconnect density are driving the development of
more advanced VLSI packaging and interconnection approaches. These include three
dimensional integrated circuits(3D-IC) with through silicon vias (TSVs) and emerging
nano-scale devices fabricated with Carbon- nanotubes(CNTs). The vertical stacking of heat
dissipating layers in 3dIC results in increased heat trapped between the layers. With no
effective heat removal techniques, the increased power density can greatly deteriorate the
3D interconnect performance. On the other hand, having an order of magnitude better
energy delay product (EDP) compared to Si CMOS logic, CNFET can be used to build
highly energy-efficient integrated circuits. CNT specific variations due to limited control
over their growth process hinder the benefits offered by the CNFET technology. Therefore,
this thesis is organized two-fold to explore the possibilities for “More than Moore” at
device level using CNFETs and as well as package level using 3DICs.

In the first part of the thesis, we develop methods focused on CNFETs and CNT
induced variations. Methodologies are proposed for statistical delay evaluation and to
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reduce power increase due to redundancy in CNFET based circuits in the presence of CNT
variations. For the first time, CNT length variation is investigated and its impact on
functional yield is also studied. The second part of the thesis acknowledges that the thermal
performance of 3D chips is directly controlled by the thermal quality of the generated
floorplan and shows that ignoring the impact of temperature on interconnect delay, power
and buffer estimation in the evaluation process can result in severely sub-optimal solutions
being generated. Models for fast thermal goodness evaluation of 3D layouts are proposed
and integrated in the 3D floorplanning flow. The proposed thermal evaluation models are
also validated against the more accurate simulation based tool, Hotspot using a correlation
factor.

11.1 Thesis Conclusions

Part A. Circuit-level design methodology for reliable and variation-tolerant CNFET
circuits under CNT variations

In Chapter 3, a statistical approach is proposed to predict more accurately the
critical path delay and functional yield compared to the worst-case technique. This
approach enables a realistic prediction of functional yield based on a more realistic
distribution of critical path delay variations in fabricated chips.
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In Chapter 4, a calculated minimum CNT redundancy is used at the path level to
improve functional yield for a given failure rate. We focus our evaluation on a critical path
that in reality, due to metallic tube presence, could be a different path in each circuit. We
limit the redundancy to a minimum required, to avoid an unnecessary increase in the
channel area. The presence of metallic tubes alone increases the worst-case critical path
delay by nearly 60% as a result of which, the worst-case approach would predict incorrectly
a very low functional yield. Our approach indicates that up to 99% yield can be achieved
with less than 10% of the initially present metallic tubes and for only slightly increased
acceptable critical path delay (1.3 x ideal case value). For 20% of the initially present
metallic tubes, additional design techniques have to be adopted to increase the yield.

In Chapter 5, we show that adding redundant CNTs to all FETs in the circuit to
reduce critical path delay and achieve a good functional yield, unfortunately results in an
increase in power of up to 8%, as compare to no tube redundancy, in tested ISCAS ’85
logic benchmark circuits. To reduce the power increase due to redundancy, we propose
adding redundant tubes only to transistors on critical paths, ROCP. It was shown that the
ROCP approach reduces the increase in the power dissipation, without degrading the
functional yield as compared to all transistor redundancy, RAF. The increase in power due
to redundant tubes can be reduced to <2% with our approach is ISCAS’85 benchmark
circuits. Our results show that the power minimization is achieved without degrading the
functional yield. Our ROCP approach is driven by the statistical repetition of critical paths
in the circuit and their frequency of being critical. With our fast and efficient methodology
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of identifying all critical paths under variations, we are able to capture up to 99.99% of all
possible critical paths in a given circuit with reduced runtime. In addition, the impact of
any path omitted due to early equality point determination will be minimum, as they are
not captured due to their very low frequency of being critical. The savings achieved in PDP
and improved delay constraint for functional yield estimation with ROCP, are promising
for the commercialization of CNFET based circuits with high-quality, high yield, high
throughput and low power consumption enabling possible earlier technology adoption.
With the proposed minimized tube redundancy, we are able to reduce the delay increase
tolerance above the ideal case critical path delay, and still have a good yield. The minimum
tube redundancy facilitates the design of variation-tolerant CNFET-based circuits through
more realistic evaluation of delay and functional yield in the presence of variations.
When Pm < 1%, the variation in critical path delay is totally attributed by CNT
diameter variation and no redundant tubes are needed. Yet, a high functional yield is
achieved when only diameter variation is present.
It is interesting to note that, when 10% metallic tubes are initially present and
removed, the impact of CNT diameter and CNT count variation subsides with proposed
CNT redundancy. The functional yield is improved from 0% to >95% when delay
degradation tolerance is reduced to 1.05X in this case. 100% functional yield is achieved
for lower percentage of metallic tubes and higher delay degradation tolerance, due to a
good packing density of CNTs in the channel.
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Chapter 6 investigates circuits with correlated CNFETs for CNT length variation.
In the literature, it is assumed that all transistors in correlated sets are identical, due to
sharing the same sets of tubes. Therefore, all transistors in the correlated sets have the same
failure probability and the same drive current. However, though CNTs reach long lengths,
not all grow to be equally long. CNTs grown on the substrate will reach various lengths
due to early catalyst precipitation and varying CNT diameter. Thus, assuming 100%
correlation in correlated-CNFETs is too optimistic. In this chapter we analyze the impact
of variation in CNT length on functional yield and performance of CNFETs. Our results
show that variation in tube length can increase failure probability of rows of correlated
transistors by 85%. and increase variation in total delay by 1.51X when compared to
correlated CNFETs without variation in CNT length. The impact of CNT length variation
on gate delay with and without tube diameter and tube count variations is analyzed.

The following papers are published related to these topics:
•

S. K. Vendra, M. Chrzanowska-Jeske, and R. Ashraf, “Statistical evaluation of
critical path delay in CNFET-based circuits in the presence of CNT fabrication
imperfections,” in 2017 IEEE 17th International Conference on Nanotechnology
(IEEE-NANO), Jul. 2017, pp. 364–369. doi: 10.1109/NANO.2017.8117285. [99]

•

S. K. Vendra and M. Chrzanowska-Jeske, “Tube Redundancy in Statistical
Evaluation of Critical Path Delay of CNFET Circuits in the Presence of Tube
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variations,” in 2019 IEEE 19th International Conference on Nanotechnology
(IEEE-NANO), Jul. 2019, pp. 374–377. doi:
10.1109/NANO46743.2019.8993879. [41]

•

S. K. Vendra and M. Chrzanowska-Jeske, “Critical Path Tube Redundancy for
Power Minimization in CNFET Circuits With Variations,” IEEE Trans.
Nanotechnol., vol. 20, pp. 598–609, 2021, doi: 10.1109/TNANO.2021.3100467.
[100]

•

S. K. Vendra and M. Chrzanowska-Jeske, “Carbon Nanotube Length Variation in
Correlated CNFETs,” in 2020 IEEE 20th International Conference on
Nanotechnology (IEEE-NANO), Jul. 2020, pp. 57–61. doi:
10.1109/NANO47656.2020.9183538. [49]

Part B. CAD approaches for fast thermal goodness evaluation and thermal
management in 3D ICs
Several works in the literature addressed the problem of thermal management in
3D ICs at various stages of physical design flow including floorplanning and packaging.
While most of the research is focused on reducing the chip temperature, the impact of the
vertical thermal gradient in evaluating the interconnect power and performance remains
less explored and is addressed in this work. To avoid sub-optimal solution selection in the
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3D floorplan optimization cycle, we seek to improve the accuracy of evaluation of the
goodness of a 3D floorplan by generating more realistic 3D layouts. This is achieved
through considering the thermal impact and varying wire density of 3D chips on 3D
interconnect performance.
In Chapter 7, we present a first-hand analysis of how the resistance of 3D
interconnect delay varies with device layer temperatures. We noticed that weak increase in
wire delay with temperature reduces the buffer insertion length and rises the number of
needed buffers. More buffers with a considerable increase in buffer delay and leakage
power impacts interconnect performance. It is shown that without including a vertical
temperature profile a prediction of 3D ICs performance and power dissipation could be
strongly over- or underestimated. It also means that the quality of 3D layout solutions
generated during early optimization stages of physical design can be questionable. The
percentage of overestimation and underestimation depend on location of the heatsink, the
temperature profile and the benchmark itself. In tested benchmarks, we noticed up to 55%
underestimation of the interconnect delay, 31 % in buffer count and 63% and higher in
interconnect power consumption as compared to typically used room-temperature
interconnect parameters' values.

In Chapter 8, a new 3D thermal goodness evaluation model is proposed for faster
evaluation of thermal goodness without computing chip temperature in 3D ICs. Runtime
penalty for thermal evaluation is a huge challenge in early 3D layout exploration. We
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successfully show that this individualized model, can outperform other thermal-evaluation
algorithms to produce thermally optimal 3D floorplan designs in just a fraction of runtime
consumed by other works. The unique strength of our technique compared to state of the
art approaches is that, we do not rely on solving any heat equations in this method, yet
determine the thermal goodness of two given 3D designs with the available power density
information.
A scalable approach is proposed for layout to nxn grid conversion of “m” layers
block power densities with no limit on grid size and number of device layers used. This
technique uses a block to grid overlap model to distribute the block area and power to the
underlying grid sections. The block power contribution to the grid relies on the block to
grid overlap ratio. With our testing statistics, we are able to show a correlation coefficient
of 0.99 between our prediction results and HotSpot temperature evaluation. The proposed
approach is over 80% faster than HotSpot’s steady state temperature evaluation. The
savings in runtime enable the integration of our technique through all iterations of the
floorplanner with reasonable accuracy of evaluation. The TGV (Thermal goodness) value
can be used to guide the floorplan cost function and efficiently replace the peak temperature
value conventionally used by other works.

During delay-aware floorplanning, the current assumption is that the wire density is the
same on all layers. However, the length of wire segments on different device layers will be
different due to TSV position along the net. Consequently, the distribution of wires on each
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device layer will also differ resulting in non-uniform wire density on each layer. Hence,
for realistic and accurate estimation of interconnect delay and buffer estimation, the
variation in wire density across the layers is incorporated during performance-aware 3D
floorplanning in Chapter 9. In this chapter, we also developed a fast fusion model- a power
based thermal goodness evaluation of the 3D-ICs and a vertical only temperature profile
generation, to quickly evaluate the device layer temperatures through the many
probabilistic floorplan optimization cycles. The proposed algorithm bridges the gap in
vertical only thermal model by considering the impact of the heat from intra-layer modules
as well.
The non-uniform wire density will result in varying wire capacitance across the device
layers of 3D ICs. The increasing interconnect density results in increased wire capacitance.
However, the increase in wire resistance due to temperature is higher than the variation in
wire capacitance in the intermediate layers and vice versa on top and bottom layers. Thus,
the non-uniform wire density can be used to advantage to counteract the impact of
temperature on 3D interconnect performance on the device layer farthest from heat sink.
We show that considering wire density in wire delay evaluation along with thermal aware
interconnect parameters will result in improving the quality and yield of the 3D floorplans
generated.

The proposed algorithm significantly improves the correlation (>0.9) of the vertical
only temperature model with the more accurate simulation-based thermal models, like the
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Hotspot tool. It is also 29X faster on a grid size of 64x64x4 for GSRC benchmarks
compared to Hotspot.
We analyze the impact of using constant RC interconnect parameters at room
temperature on evaluated delay and estimated buffer count when compared to parameters
as a function of device layer temperatures and interconnect-density. Our results show 40%
underestimation in interconnect delay on average and 3.6X-4.5X variation in buffer count
using room temperature parameters. An average difference of 19% in total delay in GSRC
benchmarks using the proposed true thermal-aware and wire-density-aware interconnect
performance evaluation when compared to only thermal-aware delay, emphasizes the need
for a more realistic evaluation the 3D interconnect performance to avoid sub-optimal
solution selection.
This improved 3D floorplanning evaluation framework provides further solutions
for improved estimation of buffers in 3D chips, by accurately modeling the thermalaware delay of wires containing TSVs.
In addition, an efficient interface of white space generator is developed to bridge
between our 3D floorplanner and HotSpot tool to evaluate 3D floorplan peak temperature
on HotSpot and validate the effectiveness of proposed thermal goodness evaluation
approach.

Chapter 10 explores the various possible materials for thermal interface and additional
layers between Si for effective thermal management of 3D IC at package level. We identify
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the critical/minimum thickness and suitable material needed for a good vertical heat
transfer in 3DICs and propose the use of a graphite based Thermal interface material
sandwiched between the IC stacks for better heat dissipation between the ICs towards the
heatsink. With this architecture, we were able to reduce peak temperature by 12% in GSRC
benchmarks, without the need of any micro channel cooling.

As CMOS scaling approaches its physical limits, this research on both the emerging
nano-generation logic devices and fine grained integration of disparate technologies will
enable early technology adoption of planar CMOS alternatives.

The following papers are published/submitted related to these topics:
•

S. K. Vendra and M. Chrzanowska-Jeske, “Buffered-Interconnect Performance and
Power Dissipation in 3D ICs with Temperature Profile,” in 2018 IEEE International
Symposium on Circuits and Systems (ISCAS), May 2018, pp. 1–5. doi:
10.1109/ISCAS.2018.8351416. [88]

•

S. K. Vendra and M. Chrzanowska-Jeske, “Fast Thermal Goodness Evaluation of
a 3D-IC Floorplan,” in 2021 22nd International Symposium on Quality Electronic
Design

(ISQED),

Apr.

2021,

10.1109/ISQED51717.2021.9424278. [93]

212

pp.

367–373.

doi:
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S. K.Vendra and M. Chrzanowska-Jeske, “Thermal Management in 3D IC Designs
for Nano-CMOS Technologies: Analysis on Graphene- vs. Graphite-based TIM,”
in 2018 IEEE 13th Nanotechnology Materials and Devices Conference (NMDC),
Oct. 2018, pp. 1–4. doi: 10.1109/NMDC.2018.8605929. [80]

•

S. K. Vendra and M. Chrzanowska-Jeske, “True Thermal-aware Interconnect
Performance
Optimization in 3D-IC floorplanning,” Manuscript submitted, IEEE Transactions
on VLSI.

The other publications indirectly related to this work:

•

S. Mohapatra, S. K. Vendra, and M. Chrzanowska-Jeske, “Through Silicon ViaAware Layout Design and Power Estimation in Sub-45 Nanometer 3D CMOS IC
Technologies,” in 2018 IEEE 13th Nanotechnology Materials and Devices
Conference (NMDC), Oct. 2018, pp. 1–4. doi: 10.1109/NMDC.2018.8605914.
[101]

•

S. Mohapatra, S. K. Vendra, and M. Chrzanowska-Jeske, “Fast Buffer Count
Estimation in 3D IC Floorplanning,” IEEE Trans. Circuits Syst. II Express Briefs,
vol. 68, no. 1, pp. 271–275, Jan. 2021, doi: 10.1109/TCSII.2020.3007858. [85]
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11.2 Future work

This work addresses some of the most practically relevant design overheads and fabrication
challenges introduced in 3D ICs and CNFETs. The present work can be further improved
with some of the following suggested, to aid the efficiency of the proposed models.

•

Improve accuracy of statistical gate delay: Proper load sizing/fan-out in CNFETs
can be considered for more accurate delay and tube redundancy calculation.

•

CNT Length modelling: The CNT length variation can be further investigated
considering the fractured CNTs that results during the CNT transfer process to
target substrate. CNT length variation can be incorporated into the redundancy
optimization for better determining the required number of redundant tubes and the
options for the critical length possible to avoid functional yield loss can be further
explored.

•

Fractured CNTs: Further investigate the impact of CNT fracture in transfer
process to target substrate in CNT length variation
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Suggested speed up: In floorplan to grid translation, when we increase the grid
granularity, an increased number of grid cells are occupied by a single module itself
since the grid cell is very small compared to the module. In this case, if the module’s
contributed area is equal to the grid cell area, we can terminate iterating through the
remaining module list. As the floorplan to grid conversion is the most time
consuming part, this will further speed up the evaluation process.

•

Impact of temperature on buffer performance: While 3D wire delay is impacted
by device layer temperature, the buffers are also strongly influenced by the vertical
thermal gradient. Ways to dynamically incorporate the increase in buffer delay,
dynamic and leakage power with temperature can considered to further improve the
3D interconnect performance evaluation.

•

Sub-threshold leakage is a strong function on temperature: Thermal and
interconnect density impact interconnect power and buffer power as well. It serves
as a potential optimization goal.

•

Weightage on TGV optimization parameter: Further analysis should be
performed to improve the thermal hotspot distribution by increasing weights on
TGV in 3D fitness function and analyze its impact on delay and circuit area.
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